

David J. Allstot

allstot@gmail.com; Office: 541-737-4746; Cell: 541-908-0311

Education

B.S., Engineering Science, University of Portland, 1969

M.S., Electrical and Computer Engineering, Oregon State University, 1974

Ph.D., Electrical Engineering and Computer Science, University of California, Berkeley, 1979

Research Interests

System-on-chip integration of mixed-signal and RF Integrated Circuits

Career Summary

Research Highlights

- > 100 archival journal papers: ~ 50 in *IEEE J. Solid-State Circuits (JSSC)*, ~ 30 in *IEEE Trans. on Circuits and Systems (TCAS)*, 2 in *Proceedings of the IEEE (Invited)*, etc.
- > 200 Conference papers: ~20 in *IEEE Intl. Solid-State Circuits Conf. (ISSCC)*, ~15 in *IEEE Custom Integrated Circuits Conf. (CICC)*, ~20 in *IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, ~30 in *IEEE Intl. Symposium on Circuits and Systems (ISCAS)*, etc.
- >30 books, book chapters and papers reprinted in edited volumes
- 40 Ph.D. Graduates. Several hold academic positions:
 - Dr. Terri S. Fiez, Vice Chancellor for Research and Innovation, University of Colorado
 - Dr. Michael P. Flynn, Prof., University of Michigan
 - Dr. Jianjun Zhou, Prof. and Director, Analog/RF IC Centre, Institute for Microelectronics, Shanghai Jiao Tong University
 - Dr. Bertan Bakkaloglu, Prof. of ECEE, Arizona State University
 - Dr. Jeyanandh Paramesh, Adjunct Professor, Carnegie Mellon University, Research Prof., Southern Methodist University, and Founder and CEO, Spatial Radio Technologies, Inc.
 - Dr. Cameron Charles, Senior Hardware Engineer, Amazon, Inc., and Affiliate Assistant Prof. of EE, University of Washington
 - Dr. Nathan Neihart, Associate Prof. of ECE, Iowa State University
 - Dr. Adam Chu, Adjunct Assistant Prof., University of California at Santa Cruz
 - Dr. Gaurab Banerjee, Associate Prof., Indian Institute of Science
 - Dr. Sankaran Aniruddhan, Associate Prof. of EE, Indian Institute of Technology, Madras
 - Dr. Kuang-wei Cheng, Associate Prof. of EE, National Cheng Kung University, Taiwan
 - Dr. Sudip Shekhar, Associate Prof. of ECE, University of British Columbia, Vancouver, BC
 - Dr. Kristen Naegle (M.S.E.E. UW 2004, Ph.D. MIT 2010), Assoc. Prof. of Biomedical Engineering, University of Virginia
 - Dr. Subhanshu Gupta, Assistant Prof. of EECS, Washington State University
 - Dr. Jinho Park, Adjunct Prof. of EE, Daegu Gyeongbuk Inst. of Science and Technology, Korea
 - Dr. Sangmin Yoo, Assistant Prof., Michigan State University
 - Dr. Rajesh Zele, Professor, Dept. of EE, Indian Institute of Technology, Bombay, and Professor-in-Charge and Director of the IIT Bombay Research Park
 - Dr. Sang-Soo Lee, Adjunct Professor, Dept. of EE, San Jose State University
- Member of U.S. National Academy of Engineering (2020) “For research and commercialization of mixed-mode integrated circuits and systems”
- Fellow of IEEE (1992) “for contributions to the analysis and design of switched-capacitor and analog integrated circuits”
- IEEE W.R.G. Baker Prize Paper Award (1980)
- Darlington Award, *IEEE Circuits and Systems Society (CASS)* (1995, 2010)
- Beatrice Winner Award, *IEEE ISSCC* (1998)
- Best Paper Award, *IEEE Trans. on Biomedical Circuits and Systems* (2015)

- 50-Year Anniversary Author Honor Roll, *IEEE ISSCC* (2003)
- Charles A. Desoer Technical Achievement Award, *IEEE CASS* “for outstanding contributions to mixed-signal and RF integrated circuit design” (2004)
- University Research Award, *Semiconductor Industries Association* “for excellence in research, graduate advising and impact of students on the US Semiconductor industry” (2008)
- Mac Van Valkenburg Award, *IEEE CASS* “for contributions to mixed-signal and RF integrated systems” (2011)
- Meritorious Service Award, *IEEE CASS* “for contributions to mixed-signal and RF integrated systems” (2019)

Teaching and Education Highlights

- Taught ~100 courses on digital, analog and radio frequency integrated circuits
- As Professor of ECE at Oregon State University, conceived, developed and taught the first freshmen design courses ECE 111-112: Introduction to Electrical and Computer Engineering I and II. In 2000 these courses were expanded into the *TekBots* Program
- Developed ~10 new graduate courses including the world’s first graduate CMOS Analog IC Design course while an Adjunct Assistant Prof. at Southern Methodist University (1981)
- Loyd Carter Award, College of Engineering, Oregon State University “for Outstanding Undergraduate Teaching” (1988)
- Eta Kappa Nu Outstanding Teaching Award, Dept. of Electrical and Computer Engineering, Carnegie Mellon University (1993)
- Aristotle Award, Semiconductor Research Corporation, “for excellence in graduate advising and impact of graduate students on the US Semiconductor industry” (2005)
- As Chair of the Dept. of Electrical Engineering at UW, led the development and implementation of a new undergraduate “skinny core” curriculum that features flexibility for students with interdisciplinary interests
- John Choma Education Award, *IEEE CASS* “for sustained contributions with global impact on integrated circuits and systems education” (2018)

Research Funding

- ~\$40M in research funding from US Government funding agencies (NSF, DARPA), industrial consortia (SRC, NSF Center for the Design of Analog/Digital Integrated Circuits) and high-technology companies (Texas Instruments, Intel, National Semiconductor, Qualcomm)

Professional Service Highlights

- *IEEE*: Member Fellow Committee (2014-15, 2018-); Member Fellow Committee Strategic Planning Sub-Committee (2018-19); Member Awards Board (2016); Chair of Kirchhoff Award Committee (2010-12)
- *IEEE CASS*: Distinguished Lecturer (2000-01, 2018-19); President-elect, President, and Past-president (2008-10); Editor *IEEE TCAS* (1993-95); Assoc. Editor, *IEEE TCAS* (1990-93); Co-General Chair, *IEEE Intl. Symposium on Circuits and Systems* (2001, 2008)
- *IEEE Solid-State Circuits Society*: Distinguished Lecturer (2006-07)
- *IEEE ISSCC*: Member Executive Committee (1996-00); Short Course Organizer (1996-00); Member Technical Program Committee, *IEEE ISSCC* (1994-04)

Most Significant Publications

- D.J. Allstot, R.W. Brodersen and P.R. Gray, "MOS switched-capacitor ladder filters," *IEEE JSSC*, vol. 13, pp. 806-814, Dec. 1978.
First paper on the design and implementation of high-precision MOS switched-capacitor (SC) ladder filters. The technique has been used in billions of sampled-data signal processing chips
- G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design techniques for MOS switched-capacitor ladder filters," *IEEE TCAS*, vol. 25, pp. 1014-1021, Dec. 1978.
First paper on design theory for MOS SC ladder filters (1980 IEEE W.R.G. Baker Prize Award)
- W.C. Black, Jr., D.J. Allstot and R.A. Reed, "A high-performance low-power CMOS channel filter," *IEEE JSSC*, vol. 15, pp. 929-938, Dec. 1980.
The first SC filter for PCM telephony in CMOS, which introduced two-stage CMOS operational amplifiers. It set power and performance records and motivated the switch from NMOS to CMOS
- D.J. Allstot and W.C. Black, Jr., "Technological design considerations for monolithic MOS switched-capacitor filtering systems," *Proc. of the IEEE*, vol. 71, pp. 967-986, Aug. 1983.
Invited comprehensive paper that described design and layout considerations for CMOS SC filters
- D.J. Allstot, S.H. Chee, S. Kiaei and M. Shrivastawa, "Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs," *IEEE TCAS I*, vol. 40, pp. 553-563, Sept. 1993.
Introduced low-noise digital logic techniques for mixed-signal applications with 300X less digital switching noise than CMOS static logic (1995 IEEE CAS Society Darlington Award)
- N.K. Verghese, D.J. Allstot and S. Masui, "Rapid simulation of substrate coupling effects in mixed-mode ICs," *IEEE CICC*, 1993, pp. 18.3.1-18.3.4.
The seminal paper on CAD substrate noise simulation techniques; it combined discretization of the substrate and RC network reduction using Asymptotic Waveform Evaluation (AWE). This CAD opened a new major research area. Modern CAD tools for mixed-signal IC design use key ideas from this paper
- N.K. Verghese, T.J. Schmerbeck and D.J. Allstot, *Simulation Techniques and Solutions for Mixed-Signal Coupling in IC*. Boston: Kluwer Academic Publishers, 1995.
The first comprehensive book on substrate noise coupling in mixed-signal IC design included CAD simulation techniques and mitigation strategies at the chip, package and board levels
- M.P. Flynn and D.J. Allstot, "CMOS folding A/D converters with current-mode interpolation," *IEEE JSSC*, vol. 31, pp. 1248-1257, Sept. 1996.
The first folding and interpolating ADC fully compatible with digital CMOS technology
- J.-J. Zhou and D.J. Allstot, "Monolithic transformers and their application in a differential CMOS RF low-noise amplifier," *IEEE JSSC*, vol. 33, pp. 2020-2027, Dec. 1998.
The first paper to describe the use of monolithic transformers in CMOS IEEE RFIC design
- B.M. Ballweber, R. Gupta and D.J. Allstot, "A fully integrated 0.5-5.5GHz CMOS distributed amplifier," *IEEE JSSC*, vol. 35, pp. 231-239, Feb. 2000.
The paper described the first fully-integrated high-accuracy CMOS distributed amplifier. It introduced the parasitic-aware design paradigm wherein substrate and other parasitics are included in the design and optimization processes from the beginning of the design
- S.T. Lee, S.J. Fang, D.J. Allstot, A. Bellaouar, A.R. Fridi and P.A. Fontaine, "A quad-band GSM-GPRS transmitter with digital auto-calibration," *IEEE JSSC*, vol. 39, pp. 2200-2214, Dec. 2004.
A low-power fully-integrated fast-locking quad-band GSM-GPRS transmitter. It introduced closed-loop PLL up-conversion using a modulated fractional-N synthesizer with digital auto-calibration
- J. Paramesh, R. Bishop, K. Soumyanath and D.J. Allstot, "A four-antenna receiver in 90nm CMOS for beamforming and spatial diversity," *IEEE JSSC*, vol. 40, pp. 2515-2524, Dec. 2005.
The first fully-integrated CMOS MIMO receiver for beamforming and spatial diversity. A novel Cartesian combiner was introduced, which used vector combinations of variable-gain amplifiers
- X. Li, S. Shekhar and D.J. Allstot, "G_m-boosted LNA and VCO circuits in 0.18μm CMOS," *IEEE JSSC*, vol. 40, pp. 2609-2619, Dec. 2005.
The g_m-boosted common-gate circuit architecture is disclosed, which broke the link between noise match and input power match so that both can be optimized simultaneously

- S. Shekhar, J.S. Walling and D.J. Allstot, "Bandwidth extension techniques for CMOS amplifiers," *IEEE JSSC*, vol. 41, pp. 2424-2439, Nov. 2006.
Inductive-peaking-based bandwidth extension (BWE) for CMOS amplifiers is described. A critical parameter for optimum BWE is the ratio of driver device drain capacitance to load capacitance. Thus, different techniques are used for different ratios, enabling designs with record BWE ratios of 4.9
- D. Ozis, J.K. Paramesh and D.J. Allstot, "Integrated quadrature couplers and their application in image-reject receivers," *IEEE JSSC*, vol. 44, pp. 1464-1476, May 2009.
Multi-stage lumped-element quadrature hybrids enhance bandwidth, amplitude and phase accuracies for use in a fully-integrated double-quadrature heterodyne receiver front-end. Measured IRR is > 55 dB over a 200 MHz bandwidth at 5.25 GHz without tuning, trimming, or calibration
- J.S. Walling, S.S. Taylor and D.J. Allstot, "A class-G supply-modulator and class-E PA in 130 nm CMOS," *IEEE JSSC*, vol. 44, pp. 2339-2347, Sept. 2009.
The first class-G PA in CMOS; it used a class-G modulator with a class-E PA operating in an EER mode
- S. Yoo, J. Walling, E.-C. Woo and D. Allstot, "A switched-capacitor PA for EER/polar transmitters," *IEEE ISSCC*, Feb. 2011, pp. 428-429.
The first switched-capacitor RF PA in CMOS operates in an EER mode and efficiently amplifies signals with large peak-to-average ratios.
- A.M.R. Dixon, E.G. Allstot, D. Gangopadhyay and D.J. Allstot, "Compressed sensing system considerations for ECG and EMG wireless bio-sensors," *IEEE Trans. on Biomedical Circuits and Systems*, vol. 6, pp. 156-166, April 2012.
The first paper on the design/performance considerations for integrated compressed-sensing systems

Professional Experience

Positions Held

- Adjunct Professor, Dept. of Electrical and Computer Engineering, Texas A&M Univ. (1/1/2020 -)
- Professor, School of EECS, Oregon State University (2017-)
- Affiliate Professor, Dept. of EE, Univ. of Washington (2013 -)
- MacKay Professor in Residence, Dept. of EECS, UC Berkeley (2013-16)
- Executive Director, Berkeley Wireless Research Center, UC Berkeley (2013-15)
- Visiting Professor, School of EECS, Oregon State Univ. (2012-13)
- Visiting Professor, Dept. of EE, Stanford Univ. (2011-12)
- Professor, Dept. of EE, Univ. of Washington (1999-2012)
- Boeing-Egtvedt Chair Professor, Univ. of Washington (2000-12)
- Chair, Dept. of EE, Univ. of Washington (2004-07)
- Professor, Dept. of ECE, Arizona State Univ. (1998-99)
- Hewlett-Packard Professor, Dept. of ECE, OSU (1995-98)
- Professor, Dept. of ECE, Carnegie Mellon Univ. (1991-95)
- Assoc. Director, CMU/SRC CEDA Center (1991-95)
- Assoc. Professor, Dept. of ECE, CMU (1990-91)
- Assoc. Professor, Dept. of ECE, Oregon State Univ. (1986-90)
- Visiting MacKay Professor, Dept. of EECS, UC Berkeley (1985-86)
- Senior Design Engineer, MOSTEK, Inc., Carrollton, TX (1980-81)
- Adjunct Assistant Professor, Dept. of EE, Southern Methodist Univ. (1980-81)
- Member of Technical Staff, Texas Instruments, Inc., Dallas, TX (1979-80)
- Acting Assistant Professor, Dept. of EECS, UC Berkeley (1979)
- Design Engineer, Tektronix, Inc., Beaverton, OR (1973-75)

Recent Boards and Commissions

- Technical Advisory Board, Shanghai Will Microelectronics (2016 -)

- Technical Advisory Board, Sentons (2012 -)
- Technical Advisory Board, Telegent Systems (now Broadcom) (2009-11)
- Engineering Advisory Council, University of Portland (2007-18)
- Technical Advisory Board, Montage Semiconductor (2006 -)

Honors and Awards

- Member of U.S. National Academy of Engineering (2020)
- *IEEE ISSCC*: Best Evening Session Awards: “Lessons Learned—Great Circuits That Didn’t work—(Oops, If Only I Had Known!)” (2019); “SOC: RIP? DOA?” (2003); Outstanding Long Service Award (for outstanding contributions as program committee member 1994-04) (2004); 50-Year Anniversary Author Honor Roll (2003); Outstanding Service Award (for outstanding contributions as short-course chair 1996-00) (2000); Beatrice Winner Award (1998)
- *IEEE CASS*: Meritorious Service Award (2019); John Choma Education Award (2018); Van Valkenburg Award (2011); Desoer Technical Achievement Award (2004); Golden Jubilee Medal (1999); Darlington Best Paper Award: (S. Shekhar, et al.) (2010); (S. Kiaei, et al.) (1995)
- *Semiconductor Research Corp.*: SRC/TXACE 10-Year Anniversary Founder Award (2018); Aristotle Award (2005); Inventor Recognition Award (2003)(1994); First-Place SiGe Design Competition (2002)
- *IEEE Trans. on Biomedical Circuits and Systems*: Best Paper Award (A.M.R. Dixon, et al.) (2015)
- *IEEE RFIC*: Best Student Paper Award: (S. Gupta, et al.) (2011); (K.-W. Cheng, et al.) (2009); (K. Choi, et al.) (2004)
- *Semiconductor Industries Association*: University Research Award (2008)
- *University of Washington, Dept. of Electrical Engineering*: Chair’s Award (2007); Outstanding Research Advisor Award (2006)(1999)
- *National Science Foundation*: Research Initiation Award (1987-90); Center for the Design of Analog/Digital Integrated Circuits (CDADIC) Best Project Award (2007)(1998)
- *Oregon State University*: Engineering Academy Distinguished Engineer (2006)
- *IEEE Asia South Pacific Design Automation Conf. (ASP-DAC)*: Best Paper Award (M. Chu, et al.) (2004)
- *Carnegie Mellon University, Dept. of ECE*: Eta Kappa Nu Outstanding Undergraduate Teaching Award (1993)
- *IEEE*: Fellow “for contributions to the analysis and design of switched-capacitor and analog integrated circuits” (1992); IEEE W.R.G. Baker Prize Paper Award (G. Jacobs, et al.) (1980)
- *Oregon State Univ., College of Engineering*: Loyd Carter Award for Outstanding Teaching (1988)
- *Southern Methodist University, Dept. of EE*: Outstanding Teaching Award (1981)
- *Sigma Xi Scientific Research Society* (1978)
- *Intl. Business Machines*: IBM Ph.D. Fellowship (1977-79)
- *Eta Kappa Nu Electrical and Computer Engineering Honor Society* (1976)

Professional Service

- Plenary Co-Chair, *IEEE ISCAS* (2022)
- Editorial Board, *Proceedings of the IEEE* (2020-22)
- President’s Advisory Committee, *IEEE CASS* (2020)
- Chair, John Choma Education Award Committee, *IEEE CASS* (2019)
- Member, IEEE Fellow Committee (2014-15, 2018-)
- Member, IEEE Fellow Strategic Planning Sub-Committee (2018)
- Distinguished Lecturer, *IEEE CASS* (2000-01, 2018-19)
- Tutorial Co-Chair, *IEEE ISCAS* (2018)

- Member, *IEEE CASS* Fellow Committee (2016-17)
- Member, Meritorious Service Award Committee, *IEEE CASS* (2007, 2017)
- Member, IEEE Awards Board (2016)
- Member, Mac Van Valkenburg Award Committee, *IEEE CASS* (2018)
- Chair, Mac Van Valkenburg Award Committee, *IEEE CASS* (2016)
- Member, Grievance Board, *IEEE CASS* (2016)
- External Review Committee, Dept. of ECE, Texas A&M Univ. (2016)
- Division I Rep., IEEE Technical Activities Board Awards and Recognition Committee (2012-14)
- Member, Forum Selection and Oversight Committee, *IEEE ISSCC* (2012, 2014-15)
- Chair, Nominations Committee, *IEEE CASS* (2006, 2011)
- Chair, Grievance Board, *IEEE CASS* (2011)
- Chair, IEEE Gustav Robert Kirchhoff Technical Field Award Committee (2010-12)
- President-Elect, President, Past-President, *IEEE CASS* (2008-10)
- Member, IEEE Technical Activities Board (2008-10)
- General Chair, *IEEE ISCAS* (2008)
- Member, IEEE Kirchhoff Award Committee (2007-10)
- Member, Constitution and Bylaws Committee, *IEEE CASS* (2007)
- Distinguished Lecturer, IEEE Solid-State Circuits Society (2006-07)
- Member, Aristotle Award Committee, SRC (2006)
- Member, Nominations Committee, *IEEE CASS* (2005)
- Member, Darlington Best Paper Award Committee, *IEEE CASS* (2005)
- Member, Guillemin-Cauer Best Paper Award Committee, *IEEE CASS* (2005)
- Member, Technical Program Committee, *IEEE Design Automation Conf.* (2002)
- Member, Industrial Pioneer Award Committee, *IEEE CASS* (2002)
- Member, IEEE Solid-State Circuits and Technology Committee (2002)
- General Chair, *IEEE ISCAS* (2001)
- Distinguished Lecturer, *IEEE CASS* (2000-01)
- Co-Chair, IEEE Solid-State Circuits and Technology Committee (1996-98)
- Chair for Short Course, *IEEE ISSCC* (1996-00)
 - 1996: Intro. to Digital Television with C. Heegard, P. Hooijmans, A. King, and T. Chan; 232 Registrants
 - 1997: RF CMOS Circuit Design for Personal Communications Systems with A.A. Abidi, P.R. Gray, T.H. Lee, and M.S.J. Steyaert; 396 Registrants
 - 1998: xDSL Broadband Interactive Communications via POTS with J.A.C. Bingham, J.M. Cioffi, D.A. Johns, and D. Macq; 336 Registrants
 - 1999: Fast Local Area Networks with J.G. Kenney, B. Kim, S. Rao, and B. Razavi; 340 Registrants
 - 2000: Circuits and Devices for RF Wireless Networks with J.D. Cressler, B. Gilbert, L.E. Larson, and A.F. Podell; 368 Registrants
- Member of Executive Committee, *IEEE ISSCC* (1996-00)
- Chair of Special Sessions, *IEEE ISCAS* (1995)
- Member, Technical Program Committee, *IEEE ISSCC* (1994-04)
- Member, Van Valkenburg Award Committee, *IEEE CASS* (1994- 6)
- Member, Technical Program Committee, IEEE Symp. on Low-Power Electronics (1994-97)
- Member, Board of Governors, *IEEE CASS* (1992-95)
- Member, Education Award Committee, *IEEE CASS* (1990-93)
- Member, Technical Program Committee, IEEE Custom IC Conf. (1990-93)
- Assoc. Editor, Analog IC and Signal Processing, Kluwer Academic Publishers (1990 -)
- Editor-in-Chief, *IEEE TCAS* (1993-95)
- Assoc. Editor, *IEEE TCAS* (1990-93)

Publications

Books

1. N.K. Verghese, T.J. Schmerbeck and D.J. Allstot, *Simulation Techniques and Solutions for Mixed-Signal Coupling in IC*, Kluwer, Boston, 304 pages, 1995. ISBN: 0-7923-9544-1
2. D.J. Allstot, K. Choi and J. Park, *Parasitic-aware Optimization of CMOS RF Circuits*, Kluwer, Boston, 184 pages, 2003. ISBN: 1-4020-7399-2

Book Chapters; Edited Volumes; Papers in Edited Volumes

1. D.J. Allstot, R.W. Brodersen and P.R. Gray, "MOS switched-capacitor ladder filters," *IEEE JSSC*, vol. 13, pp. 806-814, Dec. 1978; reprinted in *Analog MOS IC*, P.R. Gray, D.A. Hodges and R.W. Brodersen, Editors, *IEEE Press*, pp. 259-267, 1980. ISBN: 0-87942-142-8
2. G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design techniques for MOS switched-capacitor ladder filters," *IEEE TCAS*, vol. 25, pp. 1014-1021, Dec. 1978; *ibid*, pp. 267-274. ISBN: 0-87942-142-8
3. D.J. Allstot, R.W. Brodersen and P.R. Gray, "An electrically programmable switched-capacitor filter," *IEEE JSSC*, vol. 14, pp. 1034-1041, Dec. 1979; *ibid*, pp. 315-322. ISBN: 0-87942-142-8
4. D.J. Allstot, S.K. Lui, T.S.-T. Wei, P.R. Gray and R.G. Meyer, "A high-voltage analog-compatible \hat{I}^2L process," *IEEE JSSC*, vol. 13, pp. 479-483, Aug. 1978; reprinted in *Integrated Injection Logic*, J.E. Smith, Editor, *IEEE Press*, pp. 307-310, 1982. ISBN: 0-87942-137-1
5. D.J. Allstot, R.W. Brodersen and P.R. Gray, "MOS switched-capacitor ladder filters," *IEEE JSSC*, vol. 13, pp. 806-814, Dec. 1978; reprinted in *MOS Switched-capacitor Filters: Analysis and Design*, G.S. Moschytz, Editor, *IEEE Press*, pp. 272-280, 1984. ISBN: 0-87942-177-0
6. G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design techniques for MOS switched-capacitor ladder filters," *IEEE TCAS*, vol. 25, pp. 1014-1021, Dec. 1978; *ibid*, pp. 281-288. ISBN: 0-87942-177-0
7. D.J. Allstot and W.C. Black, Jr., "Technological design considerations for monolithic MOS switched-capacitor filtering systems," *Proc. of the IEEE*, vol. 71, pp. 967-986, Aug. 1983; *ibid*, pp. 368-387. ISBN: 0-87942-177-0
8. D.J. Allstot and K.-S. Tan, "Simplified MOS switched-capacitor ladder filter structure," *IEEE JSSC*, vol. 16, pp. 724-729, Dec. 1981; *ibid*, pp. 427-432. ISBN: 0-87942-177-0
9. D.J. Allstot, R.W. Brodersen and P.R. Gray, "An electrically programmable switched-capacitor filter," *IEEE JSSC*, vol. 14, pp. 1034-1041, Dec. 1979; *ibid*, pp. 449-456. ISBN: 0-87942-177-0
10. G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design techniques for MOS switched-capacitor ladder filters," *IEEE TCAS*, vol. 25, pp. 1014-1021, Dec. 1978; reprinted in *Selected Papers on Integrated Analog Filters: Advances in Circuits and Systems*, G. Temes, Editor, *IEEE Press*, pp. 13-20, 1987. ISBN: 0-87942-215-7
11. D.J. Allstot, S.K. Lui, T.S.-T. Wei, P.R. Gray and R.G. Meyer, "A high-voltage analog-compatible \hat{I}^2L process," *IEEE JSSC*, vol. 13, pp. 479-483, Aug. 1978; reprinted in *High Voltage IC*, B.J. Baliga, Editor, *IEEE Press*, pp. 135-138, 1988. ISBN: 0-87942-242-4
12. D.J. Allstot, "A precision variable-supply CMOS comparator," *IEEE JSSC*, vol. 17, pp. 1080-1087, Dec. 1982; reprinted in *Analog MOS IC, II*, P.R. Gray, B.A. Wooley and R.W. Brodersen, Editors, *IEEE Press*, pp. 99-106, 1988. ISBN: 0-87942-246-7
13. G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design techniques for MOS switched-capacitor ladder filters," *IEEE TCAS*, vol. 25, pp. 1014-1021, Dec. 1978; *ibid*, pp. 159-166. ISBN: 0-87942-246-7
14. D.J. Allstot and W.C. Black, Jr., "Technological design considerations for monolithic MOS switched-capacitor filtering systems," *Proc. of the IEEE*, vol. 71, pp. 967-986, Aug. 1983; *ibid*, pp. 167-186. ISBN: 0-87942-246-7

15. W.C. Black, Jr., D.J. Allstot and R.A. Reed, "A high-performance low-power CMOS channel filter," *IEEE JSSC*, vol. 15, pp. 929-938, Dec. 1980; *ibid*, pp. 213-222. ISBN: 08794224677
16. D.J. Allstot, R.W. Brodersen and P.R. Gray, "Fully-integrated high-order NMOS sampled-data ladder filters," *IEEE ISSCC*, 1978, pp. 82,83,268; reprinted in *Commemorative Supplement of the IEEE ISSCC*, pp. 136,137,153, 1993
17. B.J. Sheu and D.J. Allstot, Guest Editors, *IEEE JSSC*, vol. 28, pp. 191-404, March 1993
18. D.J. Allstot and N.E. Weste, Guest Editors, *IEEE JSSC*, vol. 29, pp. 163-371, March 1994
19. D.J. Allstot and R.H. Zele, "Current-Mode Continuous-Time Filters"; in *Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power*, R.J. Van de Plassche, W.M.C. Sansen and J.H. Huising, Eds, Kluwer Academic Pubs, pp. 227-235, 1995. ISBN: 0-7923-9513-1
20. D.J. Allstot, B.E. Boser and J.F. Ewen, Guest Eds., *IEEE JSSC*, vol. 31, pp. 1843-2063, Dec. 1996
21. S. Mitra, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "Substrate-aware mixed-signal macrocell placement in WRIGHT," *IEEE JSSC*, vol. 30, pp. 269-278, March 1995; reprinted in *Computer-Aided Design of Analog IC and Systems*, R.A. Rutenbar, G.G.E. Gielen and B.A. Antao, Editors, *Wiley-IEEE Press*, pp. 461-470, 2002. ISBN:978-0-471-22782-3
22. B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "Addressing substrate coupling in mixed-mode ICs: Simulation and power distribution synthesis," *IEEE JSSC*, vol. 29, pp. 226-238, March 1994; *ibid*, pp. 473-489, 2002. ISBN:978-0-471-22782-3
23. N.K. Verghese and D.J. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF ICs"; *ibid*, pp. 545-554, 2002. ISBN:978-0-471-22782-3
24. K.Y. Choi and D.J. Allstot, "Chapter 9: Parasitic-Aware RF IC Design and Optimization," in *Wireless Communication Circuits and Systems*, Y. Sun, Editor, *IEE Circuits, Devices and Systems Book Publishers*, pp. 215-244, 2003. ISBN: 0-85296-443-9
25. D.J. Allstot, S. Aniruddhan, M. Chu, J. Paramesh and S. Shekhar, "Recent Advances and Design Trends in CMOS Radio Frequency ICs," *Design of High-Speed Communication Circuits*, R. Harjani, Editor, *World Scientific Publishing Co.*, vol. 38, pp. 123-174, 2006. ISBN 981-256-590-6
26. D.J. Allstot, S. Shekhar and J.S. Walling, "Chapter 8: Design of Wideband Amplifiers in CMOS," in *Circuits for Nanoscale: Communications, Imaging and Sensing*, K. Iniewski, Editor, *CRC Press*, pp. 117-133, Aug. 2008. ISBN 142-007-062-2
27. J.S. Walling and D.J. Allstot, "Shining the Light on Integration: Advances in CMOS PAs," Guest Editors, *IEEE Microwave Magazine*, vol. 12, pp. 6, 16, 38-60, Feb. 2011.
28. D.J. Allstot, R. Rovatti and G. Setti, Guest Editors, Special Issue on Circuits, Systems and Algorithms for Compressive Sensing, *IEEE J. Emerging Technologies in Circuits and Systems*, vol. 2, pp. 337-648, Sept. 2012.
29. Z. Song and D.J. Allstot, "Ring-Amplification Techniques for Bio-Signal LNA Design," U.C. Berkeley, Technical Report No. UCB/EECS-2015-82, March 13, 2015.
30. S. Yoo, J.S. Walling and D.J. Allstot, "Chapter 8: A digital RF power amplification technique based on the switched-capacitor circuit," in *RF and mm-Wave Power Generation in Silicon*, H. Wang and K. Sengupta, Editors, *Academic Press, Elsevier*, pp. 211-246, 2016. ISBN 978-0-12-408052-2
31. D.J. Allstot, "Switched-capacitor Filters," in *A Short History of Circuits and Systems*, F. Maloberti and A.C. Davies, Editors, *River Publishers*, pp. 105-110, May 2016. ISBN 978-87-93379-70-1
32. J.S. Walling, S.-M Yoo, and D.J. Allstot, "Multiphase switched-capacitor power amplifiers and the coming era of bandpass digital transmitters," *IEEE RFIC Virtual Journal*, pp. 1-18, Dec. 2018. (Invited)

Journal Articles

1. D.J. Allstot, S.K. Lui, T.S.-T. Wei, P.R. Gray and R.G. Meyer, "An analog-compatible I²L process," *IEEE JSSC*, vol. 13, pp. 479-483, Aug. 1978.
2. D.J. Allstot, R.W. Brodersen and P.R. Gray, "MOS switched-capacitor ladder filters," *IEEE JSSC*, vol. 13, pp. 806-814, Dec. 1978.

3. G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design techniques for MOS switched-capacitor ladder filters," *IEEE TCAS*, vol. 25, pp. 1014-1021, Dec. 1978. (1980 *IEEE W.R.G. Baker Prize Paper Award*)
4. D.J. Allstot, R.W. Brodersen and P.R. Gray, "An electrically programmable switched-capacitor filter," *IEEE JSSC*, vol. 14, pp. 1034-1041, Dec. 1979.
5. W.C. Black, Jr., D.J. Allstot and R.A. Reed, "A high-performance low-power CMOS channel filter," *IEEE JSSC*, vol. 15, pp. 929-938, Dec. 1980.
6. D.J. Allstot and K.-S. Tan, "Simplified MOS switched-capacitor ladder filter structure," *IEEE JSSC*, vol. 16, pp. 724-729, Dec. 1981.
7. D.J. Allstot, "A precision variable-supply CMOS comparator," *IEEE JSSC*, vol. 17, pp. 1080-1087, Dec. 1982.
8. D.J. Allstot and W.C. Black, Jr., "Technological design considerations for monolithic MOS switched-capacitor filtering systems," *Proc. of the IEEE*, vol. 71, pp. 967-986, Aug. 1983. (Invited)
9. D.J. Allstot, "Precision signal processing with switched-capacitor techniques," *IEEE Electro-Technology Review*, pp. 13-14, 1984. (Invited)
10. H.C. Yang and D.J. Allstot, "Improved self-bootstrapped gain enhancement technique for GaAs amplifiers," *IEE Electronics Letters*, vol. 24, Issue 17, pp. 1101-1102, Aug. 18, 1988.
11. H.C. Yang, P.C. Canfield and D.J. Allstot, "One-transistor GaAs voltage reference circuit," *IEE Electronics Letters*, vol. 25, Issue 7, pp. 464-465, March 30, 1989.
12. T.S. Fiez, H.C. Yang, J.J. Yang, C. Yu and D.J. Allstot, "A family of high-swing CMOS operational amplifiers," *IEEE JSSC*, vol. 24, pp. 1683-1687, Dec. 1989.
13. P.C. Canfield, S.C.F. Lam and D.J. Allstot, "Modeling of frequency and temperature effects in GaAs MESFETs," *IEEE JSSC*, vol. 25, pp. 299-306, Feb. 1990.
14. H.C. Yang and D.J. Allstot, "Considerations for fast-settling operational amplifiers," *IEEE TCAS*, vol. 37, pp. 326-334, March 1990.
15. H.C. Yang and D.J. Allstot, "An active-feedback cascode current source," *IEEE TCAS*, vol. 37, pp. 644-646, May 1990.
16. T.S. Fiez and D.J. Allstot, "CMOS switched-current ladder filters," *IEEE JSSC*, vol. 25, pp. 1360-1367, Dec. 1990.
17. P.C. Canfield and D.J. Allstot, "A p-well GaAs MESFET technology for mixed-mode applications," *IEEE JSSC*, vol. 25, pp. 1544-1549, Dec. 1990.
18. T.S. Fiez, G. Liang and D.J. Allstot, "CMOS switched-current circuit design issues," *IEEE JSSC*, vol. 26, pp. 192-202, March 1991.
19. H.C. Yang, M.A. Abu-Dayeh and D.J. Allstot, "Small-signal analysis and minimum settling time design of a one-stage folded-cascode CMOS operational amplifier," *IEEE TCAS*, vol. 38, pp. 804-807, July 1991.
20. D.J. Allstot and W.C. Black, Jr., "A substrate referenced data-conversion architecture," *IEEE TCAS*, pp. 1212-1217, Oct. 1991.
21. S.-S. Lee, R.H. Zele, D.J. Allstot and G. Liang "A continuous-time current-mode integrator," *IEEE TCAS*, pp. 1236-1238, Oct. 1991.
22. S. Kiaei and D.J. Allstot, "Low-noise logic for mixed-mode VLSI circuits," *Microelectronics J.*, vol. 23, pp. 103-114, April 1992. (Invited)
23. S.R. Maskai, S. Kiaei and D.J. Allstot, "Synthesis techniques for CMOS folded source-coupled logic circuits," *IEEE JSSC*, pp. 1157-1167, Aug. 1992.
24. L.L. Peng, P.C. Canfield and D.J. Allstot, "Trap effects in p-channel GaAs MESFET's," *IEEE Trans. on Electron Devices*, vol. 39, pp. 2444-2451, Nov. 1992.

25. P.C. Maulik, L.R. Carley and D.J. Allstot, "Sizing of cell-level analog circuits using constrained optimization techniques," *IEEE JSSC*, vol. 28, pp. 233-241, March 1993.
26. S.-S. Lee, R.H. Zele, D.J. Allstot and G. Liang, "CMOS continuous-time current-mode filters for high-frequency applications," *IEEE JSSC*, vol. 28, pp. 323-329, March 1993.
27. R.H. Zele, D.J. Allstot and T.S. Fiez, "Fully-balanced CMOS current-mode circuits," *IEEE JSSC*, vol. 28, pp. 569-575, May 1993.
28. D.J. Allstot, S.H. Chee, S. Kiaei and M. Shrivastawa, "Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs," *IEEE TCAS-I*, vol. 40, pp. 553-563, Sept. 1993. (1995 *IEEE CAS Society Darlington Award*)
29. D.J. Allstot, S. Kiaei and R.H. Zele, "Analog logic techniques steer around the noise," *IEEE Circuits and Devices Magazine*, pp. 18-21, Sept. 1993. (Invited)
30. S.-S. Lee and D.J. Allstot, "Electro-thermal simulation of IC," *IEEE JSSC*, vol. 28, pp. 1283-1293, Dec. 1993.
31. R.H. Zele and D.J. Allstot, "Low-voltage fully-differential switched-current filters," *IEEE JSSC*, vol. 29, pp. 203-209, March 1994.
32. B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "Addressing substrate coupling in mixed-mode ICs: Simulation and power distribution synthesis," *IEEE JSSC*, vol. 29, pp. 226-238, March 1994.
33. S. Mitra, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "Substrate-aware mixed-signal macro-cell placement in WRIGHT," *IEEE JSSC*, vol. 30, pp. 269-278, March 1995.
34. K. Nakamura, M. Hotta, L.R. Carley and D.J. Allstot, "An 85-mW, 10-b 40-Msamples/s CMOS parallel-pipeline ADC," *IEEE JSSC*, vol. 30, pp. 173-183, March 1995.
35. R.H. Zele and D.J. Allstot, "Low-power CMOS continuous-time filters," *IEEE JSSC*, vol. 31, pp. 157-168, Feb. 1996.
36. N.K. Verghese, D.J. Allstot and M.A. Wolfe, "Verification techniques for substrate coupling and their application to mixed-signal IC design," *IEEE JSSC*, vol. 31, pp. 354-365, March 1996.
37. M.P. Flynn and D.J. Allstot, "CMOS folding A/D converters with current-mode interpolation," *IEEE JSSC*, vol. 31, pp. 1248-1257, Sept. 1996.
38. D.J. Allstot, B.E. Boser and J.F. Ewen, "Introduction to the special issue on analog, sensor and communications circuits of the 1996 IEEE ISSCC," *IEEE JSSC*, vol. 31, pp. 1843-1843, Dec. 1996.
39. R. Mittal, K.C. Bracken, L.R. Carley and D.J. Allstot, "A low-power backward equalizer for DFE read-channel applications," *IEEE JSSC*, vol. 32, pp. 270-273, Feb. 1997.
40. H.-T. Ng and D.J. Allstot, "CMOS current steering logic for low-voltage mixed-signal IC," *IEEE TVLSI*, vol. 5, pp. 301-308, Sept. 1997.
41. S. Kiaei, D.J. Allstot, K. Hansen and N.K. Verghese, "Noise considerations for mixed-signal RF IC transceivers," *ACM J. on Wireless Networks*, vol. 4, pp. 41-53, Jan. 1998.
42. N.K. Verghese and D.J. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF IC," *IEEE JSSC*, vol. 33, pp. 314-323, March 1998.
43. J.-J. Zhou and D.J. Allstot, "Monolithic transformers and their application in a differential CMOS RF low-noise amplifier," *IEEE JSSC*, vol. 33, pp. 2020-2027, Dec. 1998.
44. J.-J. Zhou and D.J. Allstot, "Addition to: Monolithic transformers and their application in a differential CMOS RF low-noise amplifier," *IEEE JSSC*, vol. 34, pp. 1176-1176, Aug. 1999.
45. H.-T. Ng, R.M. Ziazadeh and D.J. Allstot, "A multistage amplifier technique with embedded frequency compensation," *IEEE JSSC*, vol. 34, pp. 339-347, March 1999.
46. R. Gupta and D.J. Allstot, "Fully monolithic CMOS RF power amplifiers: Recent advances," *IEEE Communications Magazine*, vol. 37, pp. 94-98, April 1999.

47. B.M. Ballweber, R. Gupta and D.J. Allstot, "A fully integrated 0.5-5.5GHz CMOS distributed amplifier," *IEEE JSSC*, vol. 35, pp. 231-239, Feb. 2000.
48. B.M. Ballweber, R. Gupta and D.J. Allstot, "Correction to: A fully integrated 0.5-5.5GHz CMOS distributed amplifier," *IEEE JSSC*, vol. 35, pp. 921-921, June 2000.
49. H.-T. Ahn and D.J. Allstot, "A low jitter 1.9V CMOS PLL for *Ultra-SPARC* microprocessor applications," *IEEE JSSC*, vol. 35, pp. 454-454, March 2000.
50. R. Gupta, B.M. Ballweber and D.J. Allstot, "Design and optimization of CMOS RF power amplifiers," *IEEE JSSC*, vol. 36, pp. 166-175, Feb. 2001.
51. H.-T. Ahn and D.J. Allstot, "A 0.5-8.5GHz fully differential CMOS distributed amplifier," *IEEE JSSC*, vol. 37, pp. 985-993, Aug. 2002.
52. K. Choi and D.J. Allstot, "Parasitic-aware design and optimization of RF power amplifiers," *IEE Proc.: Circuits, Devices and Systems*, vol. 149, pp. 369-375, Oct.-Dec. 2002. (Invited)
53. T. Kim, X. Li and D.J. Allstot, "Compact model generation for on-chip transmission lines," *IEEE TCAS-I*, vol. 51, pp. 459-470, March 2004.
54. J.H. Park, K.Y. Choi and D.J. Allstot, "Parasitic-aware RF circuit design and optimization," *IEEE TCAS-I*, vol. 51, pp. 1953-1966, Oct. 2004.
55. J. Guo, W. Law, W.J. Helms and D.J. Allstot, "Digital calibration for monotonic pipelined A/D converters," *IEEE Trans. on Instrumentation and Measurement*, vol. 53, pp. 1485-1492, Dec. 2004.
56. S.T. Lee, S.J. Fang, D.J. Allstot, A. Bellaouar, A.R. Fridi and P.A. Fontaine, "A quad-band GSM-GPRS transmitter with digital auto-calibration," *IEEE JSSC*, vol. 39, pp. 2200-2214, Dec. 2004.
57. S.J. Fang, A. Bellaouar, S.T. Lee and D.J. Allstot, "An image rejection down-converter for low-IF receivers," *IEEE TMTT*, vol. 53, pp. 478-487, Feb. 2005.
58. M. Chu and D.J. Allstot, "Elitist non-dominated sorting genetic algorithm-based RF IC optimizer," *IEEE TCAS-I*, vol. 52, pp. 535-545, March 2005.
59. D.J. Allstot, S. Aniruddhan, M. Chu, J. Paramesh and S. Shekhar, "Recent advances and design trends in CMOS radio frequency IC," *Intl. J. of High Speed Electronics and Systems*, vol. 15, no. 2, pp. 377-428, June 2005. (Invited)
60. W. Zhuo, X. Li, S. Shekhar, S.H.K. Embabi, J. Pineda de Gyvez, D.J. Allstot and E. Sanchez-Sinencio, "A capacitor cross-coupled common-gate low noise amplifier," *IEEE TCAS-II*, vol. 52, pp. 875-879, Dec. 2005.
61. J. Paramesh, R. Bishop, K. Soumyanath and D.J. Allstot, "A four-antenna receiver in 90nm CMOS for beamforming and spatial diversity," *IEEE JSSC*, vol. 40, pp. 2515-2524, Dec. 2005.
62. X. Li, S. Shekhar and D.J. Allstot, " G_m -boosted LNA and VCO Circuits in 0.18 μ m CMOS," *IEEE JSSC*, vol. 40, pp. 2609-2619, Dec. 2005.
63. K. Choi and D.J. Allstot, "Parasitic-aware design and optimization of a CMOS RF power amplifier," *IEEE TCAS-I*, vol. 53, pp. 16-25, Jan. 2006.
64. J. Park and D.J. Allstot, "A matrix amplifier in 0.18-um SOI CMOS," *IEEE TCAS-I*, vol. 53, pp. 561-568, March 2006.
65. C.T. Charles and D.J. Allstot, "Amplitude-locked loop analysis for calibration applications," *IEE Electronics Letters*, vol. 42, Issue 11, pp. 614-615, May 2006.
66. G. Banerjee, K. Soumyanath and D.J. Allstot, "Measurement and modeling errors in noise parameters of scaled-CMOS devices," *IEEE Trans. on Microwave Theory and Techniques (TMTT)*, vol. 54, pp. 2336-2345, June 2006.
67. C.T. Charles and D.J. Allstot, "A calibrated phase/frequency detector for reference spur reduction in charge-pump PLLs," *IEEE TCAS-II*, vol. 52, pp. 822-826, Sept. 2006.

68. S. Shekhar, J.S. Walling and D.J. Allstot, "Bandwidth extension techniques for CMOS amplifiers," *IEEE JSSC*, vol. 41, pp. 2424-2439, Nov. 2006.
69. J. Paramesh and D.J. Allstot, "Analysis of the bridged T-coil circuit using the extra-element theorem," *IEEE TCAS-II*, vol. 53, pp. 1408-1412, Dec. 2006.
70. A. Afzali-Kushaa, M. Nagata, N.K. Verghese and D.J. Allstot, "Substrate noise coupling in SoC design: Modeling, avoidance and validation," *Proc. of the IEEE*, vol. 94, pp. 2109-2138, Dec. 2006. (Invited Paper)
71. C.T. Charles and D.J. Allstot, "Design considerations for integrated CMOS reflective-type phase shifters," *Analog IC and Signal Processing*, vol. 50, pp. 221-229, March 2007.
72. H. Zarei, C.T. Charles and D.J. Allstot, "Reflective-type phase shifters for multiple-antenna transceivers," *IEEE TCAS-I*, vol. 54, pp. 1647-1656, Aug. 2007.
73. M. Chu and D.J. Allstot, "CMOS phase-shifting circuits for wireless beamforming transmitters," *Analog IC and Signal Processing*, vol. 54, pp. 45-54, Jan. 2008.
74. G. Banerjee, K. Soumyanath and D.J. Allstot, "Desensitized CMOS low-noise amplifiers," *IEEE TCAS-I*, vol. 55, pp. 752-765, April 2008.
75. Y. Tang, K.-W. Cheng, S. Gupta, J. Paramesh and D.J. Allstot, "Cascaded complex ADCs with adaptive digital calibration for I/Q mismatch," *IEEE TCAS-I*, vol. 55, pp. 817-827, April 2008.
76. S. Shekhar, J.S. Walling, S. Aniruddhan and D.J. Allstot, "CMOS VCO and LNA using tuned-input tuned-output circuits," *IEEE JSSC*, vol. 43, pp. 1177-1186, May 2008.
77. J.S. Walling, S. Shekhar and D.J. Allstot, "Wideband CMOS amplifier design: Time-domain considerations," *IEEE TCAS-I*, vol. 55, pp. 1781-1793, Aug. 2008.
78. D. Ozis, J.K. Paramesh and D.J. Allstot, "Integrated quadrature couplers and their application in image-reject receivers," *IEEE JSSC*, vol. 44, pp. 1464-1476, May 2009.
79. J.S. Walling, H. Lakdawala, Y. Palaskas, A. Ravi, O. Degani, K. Soumyanath and D.J. Allstot, "A class-E PA with pulse-width and pulse-position modulation in 65nm CMOS," *IEEE JSSC*, vol. 44, pp. 1668-1678, June 2009.
80. L. Luo, N.M. Neihart, S. Roy and D.J. Allstot, "A two-stage sensing technique for dynamic spectrum access," *IEEE Trans. on Wireless Communications*, vol. 8, pp. 3028-3037, June 2009.
81. S. Shekhar, M. Mansuri, F. O'Mahony, G. Balamurugan, J.E. Jaussi, J. Kennedy, D.J. Allstot, R. Mooney and B. Casper, "Strong injection locking in low- Q LC oscillators: Modeling and application in a forwarded-clock I/O receiver," *IEEE TCAS-I*, vol. 56, pp. 1818-1829, Aug. 2009. (2010 *IEEE CAS Society Darlington Award*)
82. J.S. Walling, S.S. Taylor, Y. Palaskas and D.J. Allstot, "A class-G supply-modulator and class-E PA in 130nm CMOS," *IEEE JSSC*, vol. 44, pp. 2339-2347, Sept. 2009.
83. C.T. Charles and D.J. Allstot, "A calibrated phase and amplitude control system for a 1.9 GHz phased-array transmitter element," *IEEE TCAS-I*, vol. 56, pp. 2728-2737, Dec. 2009.
84. C.T. Peach, U. Moon and D.J. Allstot, "An 11.1mW 42MS/s 10b ADC with two-step settling in 0.18 μ m CMOS," *IEEE JSSC*, vol. 45, pp. 391-400, Feb. 2010.
85. K.-W. Cheng, K. Natarajan and D.J. Allstot, "A current reuse quadrature GPS receiver in 0.13 μ m CMOS," *IEEE JSSC*, vol. 45, pp. 510-523, March 2010.
86. J.S. Walling and D.J. Allstot, "Linearizing CMOS switching power amplifiers using supply regulators," *IEEE TCAS-II*, vol. 57, pp. 497-501, July 2010.
87. J.S. Walling and D.J. Allstot, "CMOS powers toward system-on-chip integration," *IEEE Microwave Magazine*, vol. 12, pp. 6-16, Feb. 2011. (Invited)
88. J.S. Walling and D.J. Allstot, "Pulse-width modulated CMOS power amplifiers," *IEEE Microwave Magazine*, vol. 12, pp. 52-60, Feb. 2011. (Invited)

89. S. Aniruddhan, S. Shekhar and D.J. Allstot, "A CMOS 1.6 GHz dual-loop PLL with fourth-harmonic mixing," *IEEE TCAS-I*, vol. 58, pp. 860-867, May 2011.
90. S. Shekhar, D. Gangopadhyay, E.C. Woo and D.J. Allstot, "A 2.4 GHz enhanced-range Type-I $\Sigma\Delta$ fractional-N synthesizer with 1.8 MHz loop bandwidth and -110 dBc/Hz phase noise," *IEEE TCAS-II*, vol. 58, pp. 472-476, Aug. 2011.
91. S. Yoo, J.S. Walling, E.C. Woo, B. Jann and D.J. Allstot, "A switched-capacitor RF power amplifier," *IEEE JSSC*, vol. 46, pp. 2977-2987, Dec. 2011.
92. A.M.R. Dixon, E.G. Allstot, D. Gangopadhyay and D.J. Allstot, "Compressed sensing system considerations for ECG and EMG wireless bio-sensors," *IEEE Trans. on Biomedical Circuits and Systems*, vol. 6, pp. 156-166, April 2012. (2015 *IEEE TBioCAS Best Paper Award*)
93. J.S. Walling, S. Yoo and D.J. Allstot, "Digital power amplifier: A new way to exploit the switched-capacitor circuit," *IEEE Communications Magazine*, vol. 50, pp. 145-151, April 2012.
94. S. Gupta, D. Gangopadhyay, H. Lakdawala, J.C. Rudell and D.J. Allstot, "A 0.8-2.6GHz QPLL-timed direct-RF sampling band-pass $\Sigma\Delta$ ADC in 0.13 μm CMOS," *IEEE JSSC*, vol. 47, pp. 1141-1153, May 2012.
95. S. Sehajpal, S.S. Taylor, D.J. Allstot and J.S. Walling, "Impact of switching glitches on class-G power amplifiers," *IEEE Microwave & Wireless Components Lett*, vol. 22, pp. 282-284, May 2012.
96. S. Gupta, Y. Tang, J. Paramesh and D.J. Allstot, "Multi-rate poly-phase DSP and LMS calibration schemes for oversampled ADCs," *J. of Signal Proc. Systems*, vol. 69, pp. 329-338, Dec. 2012.
97. S.-M Yoo, J.S. Walling, O. Degani, B. Jann, R. Sadhwani, J.C. Rudell and D.J. Allstot, "A class-G switched-capacitor RF power amplifier," *IEEE JSSC*, vol. 48, pp. 1212-1224, May 2013.
98. D. Gangopadhyay, E.G. Allstot, A.M.R. Dixon, S. Gupta, K. Natarajan and D.J. Allstot, "Compressed sensing analog front-end for wireless bio-sensors," *IEEE JSSC*, vol. 49, pp. 426-438, Feb. 2014.
99. S. Kundu, S. Gupta, D.J. Allstot, and J. Paramesh, "Frequency-channelized mismatch-shaped quadrature data converters for carrier aggregation in MU-MIMO LTE-A," *IEEE TCAS-I*, vol. 64, pp. 3-13, Jan. 2017.
100. J.S. Walling, S.-M Yoo, and D.J. Allstot, "Multiphase switched-capacitor power amplifiers and the coming era of bandpass digital transmitters," *IEEE RFIC Virtual Journal*, pp. 1-18, Dec. 2018. (Invited)

Symposia and Conference Papers

1. D.J. Allstot, T.S.-T. Wei, S.K. Lui, P.R. Gray and R.G. Meyer, "A high-voltage analog-compatible I^2L process," *IEEE IEDM*, 1977, pp. 175-177.
2. D.J. Allstot, R.W. Brodersen and P.R. Gray, "Fully-integrated high-order NMOS sampled-data ladder filters," *IEEE ISSCC*, 1978, pp. 82-83, 268.
3. G.M. Jacobs, D.J. Allstot, R.W. Brodersen and P.R. Gray, "Design considerations for MOS SC ladder filters," *IEEE ISCAS*, 1978, pp. 324-329.
4. R.W. Brodersen, D.A. Hodges, P.R. Gray, D.J. Allstot and G.M. Jacobs, "Switched-capacitor filters for telecommunications applications," *European Conf. on Circuit Theory and Design (ECCTD)*, 1978, pp. 228-237. (Invited)
5. D.J. Allstot, R.W. Brodersen and P.R. Gray, "Considerations for the MOS implementations of switched-capacitor filters," *ASILOMAR Conf.*, 1978, pp. 684-688. (Invited)
6. D.J. Allstot, R.W. Brodersen and P.R. Gray, "An electrically programmable analog NMOS second-order filter," *IEEE ISSCC*, 1979, pp. 76-77.
7. R.W. Brodersen, P.J. Hurst, D.J. Allstot and T. Tsuda, "Switched-capacitor applications in speech processing," *IEEE Intl. Specialists Seminar on Advanced Signal Proc.*, 1979, pp. 14-18. (Invited)
8. W.C. Black, Jr., D.J. Allstot, S.H. Patel and J.B. Wieser, "CMOS PCM channel filter," *IEEE ISSCC*, 1980, pp. 84-85, 262.

9. T.-K. Hui and D.J. Allstot, "MOS switched-capacitor high-pass/notch ladder filters," *IEEE ISCAS*, 1980, pp. 309-312.
10. D.J. Allstot and K.-S. Tan, "A switched-capacitor n-path filter," *IEEE ISCAS*, 1980, pp. 313-316.
11. R.W. Brodersen, P.J. Hurst and D.J. Allstot, "Switched-capacitor applications in speech processing," *IEEE ISCAS*, 1980, pp. 732-737.
12. J.R. Ireland, M.B. Terry and D.J. Allstot, "CMOS analog cells for general purpose A/D conversion in custom and semi-custom applications," *IEEE ISCAS*, 1984, pp. 1202-1206.
13. D.J. Allstot, J.R. Hellums and R.J. Handy, "A CMOS optical detection array," *IEEE ISSCC*, 1985, pp. 104-105, 320.
14. J.J. Yang and D.J. Allstot, "A high-swing CMOS operational amplifier topology," *IEEE MWSCAS*, 1987, pp. 212-215.
15. H.C. Yang, J.R. Ireland and D.J. Allstot, "Improved operational amplifier compensation techniques for high-frequency switched-capacitor circuits," *IEEE MWSCAS*, 1987, pp. 952-955.
16. P.C. Canfield, J. Medinger, D.J. Allstot, L. Forbes, A.J. McCamant, W.A. Vetanen, B. Odekirk, E.P. Finchem and K.R. Gleason, "Buried-channel GaAs MESFET's with improved small-signal characteristics," *IEEE GaAsIC*, 1987, pp. 163-166.
17. P.C. Canfield, J. Medinger, D.J. Allstot, L. Forbes, A.J. McCamant, W.A. Vetanen, B. Odekirk, E.P. Finchem and K.R. Gleason, "High-speed quarter micron buried-channel MESFET's with improved output characteristics for analog applications," *IEEE Cornell Conf. on Advanced Concepts in High-Speed Semiconductor Devices and Circuits*, 1987, pp. 247-254.
18. S.D. Jen, H.C. Yang and D.J. Allstot, "Operational amplifier compensation using doublet-decompression for switched-capacitor circuits," *IEEE MWSCAS*, 1988, pp. 4-6.
19. T.S. Fiez, S.H. Ann, U.R. Shenoy and D.J. Allstot, "A CAD noise model for chopper-stabilized switched-capacitor filters," *IEEE MWSCAS*, 1988, pp. 20-23.
20. T.C. Liu and D.J. Allstot, "CMOS analog design using a digital gate array," *IEEE MWSCAS*, 1988, pp. 371-374.
21. T.S. Fiez and D.J. Allstot, "A high-swing adaptively-biased CMOS amplifier," *IEEE MWSCAS*, 1988, pp. 852-854.
22. C. Yu, J.J. Yang and D.J. Allstot, "A high-swing class-AB CMOS operational amplifier," *IEEE ISCAS*, 1988, pp. 151-153.
23. H.C. Yang and D.J. Allstot, "An equivalent circuit model for two-stage operational amplifiers," *IEEE ISCAS*, 1988, pp. 635-638.
24. H.C. Yang, P.C. Canfield, A.J. McCamant and D.J. Allstot, "GaAs buried-channel MESFET analog IC," *IEEE ISCAS*, 1988, pp. 1607-1610.
25. S.C.F. Lam, P.C. Canfield and D.J. Allstot, "Analytical model of GaAs MESFET output conductance," *IEEE GaAsIC*, 1988, pp. 203-206.
26. D.J. Allstot, P.C. Canfield, P.K. Or and H.C. Yang, "A GaAs MESFET voltage reference," *IEEE IEDM*, 1988, pp. 774-777.
27. T.S. Fiez and D.J. Allstot, "High performance BiCMOS analog circuit techniques," *IEEE ISCAS*, 1989, pp. 655-658.
28. J.E. Hansen, J.K. Skelton and D.J. Allstot, "A time-multiplexed switched-capacitor circuit for neural network applications," *IEEE ISCAS*, 1989, pp. 2177-2180.
29. H.C. Yang, M.A. Abu-Dayeh and D.J. Allstot, "Analysis and design of a fast-settling folded-cascode CMOS operational amplifier for switched-capacitor applications," *IEEE Midwest Symposium on Circuits and Systems (MWSCAS)*, 1989, pp. 442-445.
30. P.C. Canfield, A.J. McCamant and D.J. Allstot, "Gate and drain transient measurements of conventional and buried-channel MESFET's," *Workshop on Instabilities in III-V Devices*, 1989.
31. A.G. Begisi, T.S. Fiez and D.J. Allstot, "Potential applications of CMOS switched-current analog ICs," *NORTHCON Conf. Record*, 1989, pp. 237-242. (Invited)
32. T.S. Fiez and D.J. Allstot, "A CMOS switched-current filter technique," *IEEE ISSCC*, 1990, pp. 206-207, 297.

33. T.S. Fiez and D.J. Allstot, "A CMOS switched-current filter technique," *Visuals Supplement IEEE ISSCC*, 1990, pp. 150-151, 192.
34. P.C. Canfield and D.J. Allstot, "A p-well GaAs MESFET technology," *IEEE ISSCC*, 1990, pp. 242-243.
35. P.C. Canfield and D.J. Allstot, "A p-well GaAs MESFET technology," *Visuals Supplement IEEE ISSCC*, 1990, pp. 180-181, 193.
36. S. Kiaei, S.H. Chee and D.J. Allstot, "CMOS source-coupled logic for mixed-mode VLSI," *IEEE ISCAS*, 1990, pp. 1608-1611.
37. G. Liang and D.J. Allstot, "FIR filtering using CMOS switched-current techniques," *IEEE ISCAS*, 1990, pp. 2291-2293.
38. T.S. Fiez, B. Lee and D.J. Allstot, "CMOS switched-current biquadratic filters," *IEEE ISCAS*, 1990, pp. 2300-2303.
39. P.C. Canfield and D.J. Allstot, "The potential of p-well GaAs MESFET technology for precision IC," *IEEE ISCAS*, 1990, pp. 3065-3068. (Invited)
40. A.G. Begisi, T.S. Fiez and D.J. Allstot, "Digitally-programmable switched-current filters," *IEEE ISCAS*, 1990, pp. 3178-3181.
41. H.C. Yang, T.S. Fiez and D.J. Allstot, "Current feedthrough effects and cancellation techniques in switched-current circuits," *IEEE ISCAS*, 1990, pp. 3186-3188.
42. P.C. Canfield and D.J. Allstot, "RF characteristics of p-well GaAs MESFET's," *IEEE Microwave Theory and Techniques Symposium (MTT-S)*, 1990, pp. 1077-1080.
43. D.J. Allstot, T.S. Fiez and G. Liang, "Design considerations for CMOS switched-current filters," *IEEE CICC*, 1990, pp. 8.1.1-8.1.4.
44. P.C. Canfield and D.J. Allstot, "A p-well GaAs MESFET technology for precision IC," *Semi-Insulating III-V Materials Conf.*, 1990, pp. 401-406.
45. D.J. Allstot, "Current-mode analog signal processing: A tutorial," *IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing*, 1991, pp. 815-818. (Invited)
46. R.H. Zele, D.J. Allstot and T.S. Fiez, "Fully-differential CMOS current-mode circuits," *IEEE CICC*, 1991, pp. 24.1.1-24.1.4.
47. D.J. Allstot, G. Liang and H.C. Yang, "Current-mode logic techniques for CMOS mixed-mode ASICs," *IEEE CICC*, 1991, 25.2.1-25.2.4.
48. R. Baird, T.S. Fiez and D.J. Allstot, "Speed and accuracy considerations in switched-current circuits," *IEEE ISCAS*, 1991, pp. 1809-1812.
49. R.H. Zele, D.J. Allstot and T.S. Fiez, "Fully-differential CMOS current-mode circuits and applications," *IEEE ISCAS*, 1991, pp. 1817-1820.
50. H.C. Yang and D.J. Allstot, "Modified modeling of Miller compensation for two-stage operational amplifiers," *IEEE ISCAS*, 1991, pp. 2557-2560.
51. R.H. Zele, D.J. Allstot and T.S. Fiez, "Fully-differential CMOS current-mode amplifiers and filters," *Intl. Conf. on Circuits and Systems (ICCS)*, 1991, pp. 781-784.
52. T.S. Fiez, D.J. Allstot, G. Liang and P. Lao, "Signal-dependent clock-feedthrough cancellation in switched-current circuits," *ICCS*, 1991, pp. 785-788.
53. D.J. Allstot, "Low-noise digital logic techniques," *IEEE Intl. ASIC Conf.*, 1991, pp. 724-727. (Invited)
54. S.-S. Lee, R.H. Zele, D.J. Allstot and G. Liang, "A CMOS continuous-time current-mode filter technique," *IEEE ISCAS*, 1992, pp. 2021-2024.
55. D.J. Allstot, T.S. Fiez and J. Rahman, "BiCMOS circuits for analog signal processing applications," *IEEE ISCAS*, 1992, pp. 2687-2690.
56. R.H. Zele, S.-S. Lee and D.J. Allstot, "A high gain current-mode operational amplifier," *IEEE ISCAS*, 1992, pp. 2852-2855.
57. P.C. Maulik, M.J. Flynn, D.J. Allstot and L.R. Carley, "Rapid redesign of analog standard cells using constrained optimization techniques," *IEEE CICC*, 1992, pp. 8.1.1-8.1.3.

58. S.-S. Lee, R.H. Zele, D.J. Allstot and G. Liang, "A 40 MHz CMOS continuous-time current-mode filter," *IEEE CICC*, 1992, pp. 24.5.1-24.5.4.
59. P.C. Canfield and D.J. Allstot, "Elimination of side gating in n-channel GaAs MESFET's using a p-type well," *IEEE GaAsIC*, 1992, pp. 237-240.
60. J. Slager, K. Gudger, T. Williams, L. Heller, C. Svensson, L. Madden and D.J. Allstot, "Competing CMOS circuit techniques," *IEEE ISSCC*, 1993, pp. 80-81.
61. S.-S. Lee and D.J. Allstot, "Techniques for fast electro-thermal simulation of ICs," *IEEE ISSCC*, 1993, pp. 120-121.
62. S.-S. Lee and D.J. Allstot, "Techniques for fast electro-thermal simulation of ICs," *Visuals Supplement IEEE ISSCC*, 1993, pp. 92-93, 240-241.
63. R.H. Zele, S.-S. Lee and D.J. Allstot, "A 3V 125MHz CMOS continuous-time filter," *IEEE ISCAS*, 1993, pp. 1164-1167.
64. N.K. Verghese, D.J. Allstot and S. Masui, "Rapid simulation of substrate coupling effects in mixed-mode ICs," *IEEE CICC*, 1993, pp. 18.3.1-18.3.4.
65. R.H. Zele and D.J. Allstot, "Low-voltage fully-differential CMOS switched-current filters," *IEEE CICC*, 1993, pp. 6.2.1-6.2.4.
66. N.K. Verghese, S.-S. Lee and D.J. Allstot, "A unified approach to simulating electrical and thermal substrate coupling interactions in ICs," *IEEE/ACM ICCAD*, 1993, pp. 422-426.
67. S. Mitra, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "Substrate-aware mixed-signal macro-cell placement in WRIGHT," *IEEE CICC*, 1994, pp. 529-532.
68. K. Nakamura, M. Hotta, L.R. Carley and D.J. Allstot, "An 85-mW, 10-bit 40-MS/s ADC with decimated parallel architecture," *IEEE CICC*, 1994, pp. 495-498.
69. H.-T. Ng, R.H. Zele and D.J. Allstot, "CMOS current-steering logic for low-power mixed-signal systems," *IEEE Symp. Low Power Electronics*, 1994, pp. 14-15.
70. D.J. Allstot and R.H. Zele, "Current-mode continuous-time filters," *Advances in Analog Design Workshop*, 1994, pp. 1-14.
71. D.J. Allstot and R.H. Zele, "Low-voltage mixed-signal circuits in digital CMOS technologies," *Mediterranean Electro-technical Conf.*, 1994, pp. 17-24.
72. E.G. Friedman, S.-M. Kang, E.A. Vittoz, D.J. Allstot, E.P. Harris and R.-H. Yan, "From 100 milliwatts/MIPS to 10 microwatts/MIPS," *IEEE ISCAS*, 1994, pp. 1-6.
73. M.P. Flynn and D.J. Allstot, "CMOS folding ADCs with current-mode interpolation," *IEEE ISSCC*, 1995, pp. 274-275, 378.
74. M.P. Flynn and D.J. Allstot, "CMOS folding ADCs with current-mode interpolation," *Visuals Supplement IEEE ISSCC*, 1995, pp. 212-213, 365-366.
75. R. Mittal and D.J. Allstot, "Low-power high-speed continuous-time $\Sigma\Delta$ modulators," *IEEE ISCAS*, 1995, pp. 183-186.
76. J.C. Park, R. Mittal, K.C. Bracken, L.R. Carley and D.J. Allstot, "High-speed CMOS current-mode equalizers," *IEEE ISCAS*, 1995, pp. 1033-1036.
77. N.K. Verghese and D.J. Allstot, "A macro model compaction scheme for the fast simulation of large linear mesh circuits," *IEEE ISCAS*, 1995, pp. 1836-1839.
78. N.K. Verghese, D.J. Allstot and M.A. Wolfe, "Fast parasitic extraction for substrate coupling in mixed-signal ICs," *IEEE CICC*, 1995, pp. 121-124.
79. S. Mitra, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "A methodology for rapid estimation of substrate-coupled switching noise," *IEEE CICC*, 1995, pp. 129-132.
80. N.K. Verghese and D.J. Allstot, "SUBTRACT: A program for the efficient evaluation of substrate parasitics in IC," *IEEE/ACM ICCAD*, 1995, pp. 194-198.
81. D.J. Allstot, R. Gupta and H.-T. Ng, "Low-power low-voltage CMOS mixed-signal design issues," *GOMAC*, 1996.
82. J.S. Ignowski, R. Badyal, A. Brown, C.E. Moore, R. Morling, T. Walley, C. Williams, D.J. Allstot and H.S. Wallace, "A CMOS analog adaptive equalizer for a DDS3 tape drive PRML read channel," *IEEE CICC*, 1997, pp. 9-12.

83. N.K. Verghese and D.J. Allstot, "Verification of RF and mixed-signal IC for substrate coupling effects," *IEEE CICC*, 1997, pp. 363-370. (Invited)
84. J. Zhou, R.M. Ziazadeh, H.-H. Ng, H.-T. Ng and D.J. Allstot, "Charge-pump assisted low-power/low-voltage CMOS opamp design," *Intl. Symp. Low Power Electronics and Design*, 1997, pp. 108-109.
85. N.K. Verghese and D.J. Allstot, "Substrate coupling in mixed-mode and RF IC," *IEEE Intl. ASIC Conf.*, 1997, pp. 297-303. (Invited)
86. R.S. Lewison and D.J. Allstot, "A delta-sigma pulse width modulator with pulse dithering," *IEEE VLSI Circuits*, 1997, pp. 17-18.
87. J.-J. Zhou and D.J. Allstot, "A fully integrated CMOS 900MHz LNA utilizing monolithic transformers," *IEEE ISSCC*, 1998, pp. 132-133. (Beatrice Winner Award)
88. J.-J. Zhou and D.J. Allstot, "A fully integrated CMOS 900MHz LNA utilizing monolithic transformers," *Visuals Supplement IEEE ISSCC*, 1998, pp. 102-103, 377.
89. R.M. Ziazadeh, H.-T. Ng and D.J. Allstot, "A multistage amplifier with embedded tracking compensation," *IEEE CICC*, 1998, pp. 361-364.
90. R. Gupta and D.J. Allstot, "Parasitic-aware design and optimization of CMOS RF IC," *IEEE MTT-S*, 1998, pp. 1867-1870.
91. R. Gupta and D.J. Allstot, "Parasitic-aware design and optimization of CMOS RF IC," *IEEE RFIC*, 1998, pp. 325-328.
92. B. Ballweber, R. Gupta and D.J. Allstot, "Fully integrated CMOS RF amplifiers," *IEEE ISSCC*, 1999, pp. 72,73,448.
93. B. Ballweber, R. Gupta and D.J. Allstot, "Fully integrated CMOS RF amplifiers," *Visuals Supplement IEEE ISSCC*, 1999, pp. 70-71, 389.
94. D.J. Allstot, B.M. Ballweber and R. Gupta, "CMOS distributed amplifier design using CAD optimization techniques," *Southwest Symp. Mixed-Signal Design*, 1999, pp. 140-146. (Invited)
95. H.-T. Ahn and D.J. Allstot, "A 0.5-8.5GHz fully differential CMOS distributed amplifier," *Southwest Symp. Mixed-Signal Design*, 2000, pp. 109-112. (Invited)
96. D.J. Allstot, K. Choi, S.J. Fang, W.J. Helms, W. Law and S.T. Lee, "CMOS RF integrated systems—trends and challenges," *GOMAC*, 2001, pp. 338-345.
97. J. Shorb, D.J. Allstot and R. Roze, "Class AB-D-G line driver for central office asymmetric digital subscriber line systems," *IEEE ISCAS*, 2002, pp. 405-408.
98. S.J. Fang, S.T. Lee, D.J. Allstot and A. Bellaouar, "A 2GHz CMOS even harmonic mixer for direct conversion receivers," *IEEE ISCAS*, 2002, pp. 807-810.
99. J. Jaehnig, D.R. Allee, E.-B. El-Sharawy, T.L. Alford, N. Yazdi and D.J. Allstot, "Monolithic transformers in a five metal CMOS process," *IEEE ISCAS*, 2002, pp. 807-810.
100. C.T. Peach, W. Law, D.R. Beck, W.J. Helms and D.J. Allstot, "Matching considerations in I/Q A/D converter pairs," *IEEE ISCAS*, 2002, pp. 145-148.
101. K. Choi, D.J. Allstot and S. Kiaei "Parasitic-aware synthesis of RF CMOS switching power amplifiers," *IEEE ISCAS*, 2002, pp. 269-272.
102. D.J. Allstot, K. Choi, M. Mar, M. Rubeiz, C.-J. R. Shi and R. Ward, "Parasitic-aware synthesis of CMOS RF power amplifiers via simultaneous topology selection and device sizing," *Intl. Conf. on Communications Circuits and Systems*, 2002, pp. 1243-1247.
103. J. Park, K. Choi and D.J. Allstot, "Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier," *ASP-DAC*, 2003, pp. 904-907.
104. J. Guo, W. Law, W. Helms and D. Allstot, "Digital calibration methods for high-accuracy pipeline A/D converters," *IEEE Instrumentation and Measurement Technology Conf.*, 2003, pp. 754-758.
105. J. Shorb, X. Li and D.J. Allstot, "A resonant pad for ESD protected narrowband CMOS RF applications," *IEEE ISCAS*, 2003, pp. 61-64.
106. S. Kodali and D.J. Allstot, "A symmetric miniature 3D inductor," *IEEE ISCAS*, 2003, pp. 89-92.
107. S. Kodali, T. Kim and D.J. Allstot, "On-chip inductor structures: A comparative study," *IEEE ISCAS*, 2003, pp. 93-96.

108. D.R. Beck, D.J. Allstot and D. Garrity, "An 8-bit, 1.8V, 20 Msamples/s analog-to-digital converter using low gain opamps," *IEEE ISCAS*, 2003, pp. 853-856.
109. W. Law, J. Guo, C.T. Peach, W.J. Helms and D.J. Allstot, "A monotonic digital calibration technique for pipelined data converters," *IEEE ISCAS*, 2003, pp. 873-876.
110. J. Guo, W. Law, C.T. Peach, W.J. Helms and D.J. Allstot, "A mixed-signal calibration technique for low-voltage CMOS 1.5-bit/stage pipelined data converters," *IEEE ISCAS*, 2003, pp. 889-892.
111. T. Kim, X. Li and D.J. Allstot, "Accurate compact model extraction for on-chip coplanar waveguides," *IEEE ISCAS*, 2003, pp. 644-647.
112. D.J. Allstot, J. Guo, W.J. Helms, W. Law and C.T. Peach, "True n-bit calibration of pipeline A/D converters: Trends and challenges," *8th Intl. Workshop on ADC Modeling and Testing*, 2003, pp. 267-270. (Invited)
113. D.J. Allstot, M. Chu, K. Choi, T. Kim, X. Li and J. Park, "Parasitic-aware RF IC design," *Intl. Conf. on ASIC*, 2003, pp. 16-25. (Invited)
114. M. Chu, D.J. Allstot, J.M. Huard and K.Y. Wong, "NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO," *ASP-DAC*, 2004, pp. 169-174. (Best Paper Award)
115. S. Lee, S. Fang, D.J. Allstot, A. Bellaouar, A. Fridi and P. Fontaine, "A 1.5V 28mA fully-integrated fast-locking quad-band GSM/GPRS transmitter with digital auto-calibration in 130nm CMOS," *IEEE ISSCC*, 2004, pp. 188-189, 521.
116. S. Lee, S. Fang, D.J. Allstot, A. Bellaouar, A. Fridi and P. Fontaine, "A 1.5V 28mA fully-integrated fast-locking quad-band GSM/GPRS transmitter with digital auto-calibration in 130nm CMOS," *Visuals Supplement IEEE ISSCC*, 2004, pp. 144-145, 495-496.
117. H. Zarei and D.J. Allstot, "A low-loss phase shifter in 180nm CMOS for multiple-antenna receivers," *IEEE ISSCC*, Feb. 2004, pp. 392-393, 534.
118. H. Zarei and D.J. Allstot, "A low-loss phase shifter in 180nm CMOS for multiple-antenna receivers," *Visuals Supplement IEEE ISSCC*, Feb. 2004, pp. 320-321, 597.
119. D. Ozis, X. Li, J. Paramesh, H. Zarei and D.J. Allstot, "Building blocks for a 10-GHz band smart antenna receiver in 0.25 μ m SiGe BiCMOS technology," *IEEE Workshop on Wireless Circuits and Systems*, May 2004, pp. 43-44.
120. J. Park and D.J. Allstot, "A 12.5GHz RF matrix amplifier in 180nm SOI CMOS," *IEEE ISCAS*, May 2004, vol. I, pp. 117-120.
121. K. Choi and D.J. Allstot, "Post-optimization design centering for RF circuits," *IEEE ISCAS*, May 2004, vol. I, pp. 956-959.
122. T. Kim and D.J. Allstot, "Tunable transmission line phase shifter (TTPS)," *IEEE ISCAS*, May 2004, vol. I, pp. 972-975.
123. S. Aniruddhan, M. Chu and D.J. Allstot, "A lateral-BJT-biased CMOS voltage-controlled oscillator," *IEEE ISCAS*, May 2004, vol. I, pp. 976-979.
124. J. Park and D.J. Allstot, "RF circuit synthesis using particle swarm optimization," *IEEE ISCAS*, May 2004, vol. V, pp. 93-96.
125. S.J. Fang, A. Bellaouar, S.T. Lee and D.J. Allstot, "An image rejection down-converter for low-IF receivers in 130nm CMOS," *IEEE RFIC*, June 2004, pp. 57-60.
126. D.J. Allstot, X. Li and S. Shekhar, "Design considerations for CMOS low-noise amplifiers," *IEEE RFIC*, June 2004, pp. 97-100. (Invited)
127. K. Choi, D.J. Allstot and V. Krishnamurthy, "A 900MHz fully-integrated GSM power amplifier in 250nm CMOS with breakdown voltage protection and programmable conduction angle," *IEEE RFIC*, June 2004, pp. 369-372.
128. G. Banerjee, D.T. Becher, C. Hung, D.J. Allstot and K. Soumyanath, "Measurement and modeling of noise parameters for desensitized low noise amplifiers," *IEEE CICC*, Oct. 2004, pp. 387-390.
129. M. Chu and D.J. Allstot, "A 6GHz low-noise quadrature Colpitts VCO," *Abstracts of the IEEE Intl. Conf. on Electronic Circuits and Systems (ICECS)*, Dec. 2004, p. 59.
130. M. Chu and D.J. Allstot, "A 6GHz low-noise quadrature Colpitts VCO," *ICECS*, Dec. 2004, pp. 21-24.

131. M. Chu, S. Shekhar, D.J. Allstot and T.K. Bhattacharyya, "Design considerations for anti-phase injected quadrature voltage-controlled oscillators," *Abstracts of ICECS*, Dec. 2004, p. 59.
132. M. Chu, S. Shekhar, D.J. Allstot and T.K. Bhattacharyya, "Design considerations for anti-phase injected quadrature voltage-controlled oscillators," *ICECS*, Dec. 2004, pp. 25-28.
133. G. Banerjee, D.T. Becher, C. Hung, K. Soumyanath and D.J. Allstot, "Desensitized design of MOS low noise amplifiers by R_n minimization," *Abstracts of ICECS*, Dec. 2004, p. 124. (Invited)
134. G. Banerjee, D.T. Becher, C. Hung, K. Soumyanath and D.J. Allstot, "Desensitized design of MOS low noise amplifiers by R_n minimization," *ICECS*, Dec. 2004, pp. 619-622. (Invited)
135. M. Chu and D.J. Allstot, "An elitist distributed particle swarm algorithm for RF IC optimization," *ASP-DAC*, Jan. 2005, pp. 671-674.
136. M. Chu and D.J. Allstot, "Phase-locked loop synthesis using hierarchical divide-and-conquer multi-optimization," *ASP-DAC*, Jan. 2005, pp. 675-678.
137. J. Paramesh, R. Bishop, K. Soumyanath and D.J. Allstot, "A 1.4V 5GHz four-antenna Cartesian-combining receiver in 90nm CMOS for beamforming and spatial diversity applications," *IEEE ISSCC*, Feb. 2005, pp. 210-211, 594.
138. J. Paramesh, R. Bishop, K. Soumyanath and D.J. Allstot, "A 1.4V 5GHz four-antenna Cartesian-combining receiver in 90nm CMOS for beamforming and spatial diversity applications," *Visuals Supplement IEEE ISSCC*, Feb. 2005, pp. 162-163, 578.
139. X. Li, S. Shekhar and D.J. Allstot, "Low-power g_m -boosted LNA and VCO circuits in 0.18um CMOS," *IEEE ISSCC*, Feb. 2005, pp. 534-535, 615.
140. X. Li, S. Shekhar and D.J. Allstot, "Low-power g_m -boosted LNA and VCO circuits in 0.18um CMOS," *Visuals Supplement IEEE ISSCC*, Feb. 2005, pp. 444-445.
141. H. Zarei, A. Ecker, J. Park and D.J. Allstot, "A full-range all-pass variable phase shifter for multiple antenna receivers," *IEEE ISCAS*, May 2005, pp. 2100-2103.
142. K. Naegle, S. Gupta and D.J. Allstot, "Design considerations for a 10GHz CMOS transmit/receive switch," *IEEE ISCAS*, May 2005, pp. 2104-2107.
143. C.T. Charles and D.J. Allstot, "A 360° extended range phase detector for type-I phase-locked loops," *IEEE ISCAS*, May 2005, pp. 5457-5460.
144. S. Aniruddhan and D.J. Allstot, "Architectural issues in base-station frequency synthesizers," *IEEE ISCAS*, May 2005, pp. 6034-6037.
145. D.J. Allstot, S. Aniruddhan, G. Banerjee, M. Chu, X. Li, J. Paramesh, S. Shekhar and K. Soumyanath, "Circuit techniques for CMOS multiple-antenna transceivers," *IEEE RFIC*, June 2005, pp. 225-228. (Invited)
146. V. Jandhyala, Y. Kuga, D.J. Allstot and C.J.R. Shi, "Bridging circuits and electromagnetics in a curriculum aimed at microelectronic analog and microwave simulation and design," *IEEE Intl. Conf. on Microelectronic Systems Education*, June 2005, pp. 45-46.
147. C.T. Peach, R. Bishop, A. Ravi, K. Soumyanath and D.J. Allstot, "A 9-b 400 Msample/s pipelined analog-to-digital converter in 90nm CMOS," *ESSCIRC*, Sept. 2005, pp. 535-538.
148. G. Banerjee, R. Bishop, K. Soumyanath and D.J. Allstot, "A 1.4V/5GHz, 90-nm system-in-a-package LNA," *IEEE Radio and Wireless Symp. (RAWS)*, Jan. 2006, pp. 35-38.
149. M. Chu, J.M. Huard, K.Y. Wong and D.J. Allstot, "A 5GHz wide-range CMOS active phase shifter for wireless beamforming applications," *IEEE RAWS*, Jan. 2006, pp. 47-50.
150. D. Ozis and D.J. Allstot, "A CMOS 5GHz phase-compensated quadrature coupler," *IEEE RAWS*, Jan. 2006, pp. 51-54.
151. J.S. Walling and D.J. Allstot, "A 25dBm, 35% PAE, 7-12 GHz power amplifier utilizing techniques to increase optimal load impedance," *IEEE Topical Workshop on Power Amplifiers for Wireless Communications*, Jan. 2006, pp. 35-36.
152. C.T. Charles and D.J. Allstot, "A 2-GHz integrated CMOS reflective-type phase shifter with 675° control range," *IEEE ISCAS*, May 2006, pp. 381-384.
153. C.T. Charles and D.J. Allstot, "A 2-GHz CMOS variable gain amplifier optimized for low noise," *IEEE Intl. IEEE ISCAS*, May 2006, pp. 2305-2308.

154. D. Ozis, J. Paramesh and D.J. Allstot, "Analysis and design of lumped-element quadrature couplers with lossy passive elements," *IEEE ISCAS*, May 2006, pp. 2317-2320.
155. S. Shekhar, S. Aniruddhan and D.J. Allstot, "A fully-differential CMOS Clapp VCO for IEEE 802.11a applications," *IEEE ISCAS*, May 2006, pp. 3241-3244.
156. C.T. Charles and D.J. Allstot, "A variable-offset phase detector for phased array applications," *IEEE Intl. IEEE ISCAS*, May 2006, pp. 3430-3433.
157. S. Aniruddhan, S. Shekhar and D.J. Allstot, "A delay generation technique for fast-locking frequency synthesizers," *IEEE ISCAS*, May 2006, pp. 5463-5466.
158. D.J. Allstot, C.T. Charles, D. Öziş, S. Shekhar and J.S. Walling, "CMOS RF design techniques to mitigate substrate parasitic effects," *IEEE Intl. Microwave Symp. Workshop: Substrate Effects in Si Interconnects*, 2006, pp. 48-66.
159. D. Ozis, N.M. Neihart and D.J. Allstot, "Differential VCO and passive frequency doubler in 0.18 μ m CMOS for 24GHz applications," *IEEE RFIC*, June 2006, pp. 45-48.
160. S. Shekhar, X. Li and D.J. Allstot, "A CMOS 3.1-10.6GHz UWB LNA employing stagger-compensated series peaking," *IEEE RFIC*, June 2006, pp. 63-66.
161. J. Paramesh, R. Bishop, K. Soumyanath and D.J. Allstot, "An 11-bit 330MHz 8X OSR $\Sigma\Delta$ modulator for next-generation WLAN," *IEEE VLSI Circuits Symp.*, June 2006, pp. 206-207.
162. D.J. Allstot, C.T. Charles, S. Kodali, X. Li, D. Ozis, J. Paramesh, S. Shekhar and J.S. Walling, "CMOS integrated transformers: coming of age," *Intl. Conf. on Solid-State and Integrated Circuit Technology*, Oct. 2006, pp. 1480-1483. (Invited)
163. Y. Tang, S. Gupta, J. Paramesh and D.J. Allstot, "A digital-summing feedforward $\Sigma\Delta$ modulator and its application to a cascade ADC," *IEEE ISCAS*, May 2007, pp. 485-488.
164. N.M. Neihart, S. Roy and D.J. Allstot, "A parallel multi-resolution sensing technique for multiple antenna cognitive radios," *IEEE ISCAS*, May 2007, pp. 2530-2533.
165. J.S. Walling and D.J. Allstot, "Monolithic spiral transformers: A design methodology," *IEEE ISCAS*, May 2007, pp. 3351-3354.
166. D. Ozis, J. Paramesh and D.J. Allstot, "A CMOS 5GHz image-reject receiver front-end architecture," *IEEE RFIC*, June 2007, pp. 321-324.
167. S. Shekhar, S. Aniruddhan and D.J. Allstot, "A tuned-input tuned-output VCO in 0.18 μ m CMOS," *IEEE RFIC*, June 2007, pp. 607-610.
168. J.S. Walling, S. Shekhar and D.J. Allstot, "A g_m -boosted current-reuse LNA in 0.18 μ m CMOS," *IEEE RFIC*, June 2007, pp. 613-616.
169. D.J. Allstot, S. Aniruddhan, M. Chu, N.M. Neihart, D. Ozis, S. Shekhar and J.S. Walling, "Low phase noise CMOS voltage-controlled oscillators," *Intl. Conf. on ASIC*, Oct. 2007, pp. 297-302. (Invited)
170. F. O'Mahoney, S. Shekhar, M. Mansuri, G. Balamurugan, J.E. Jaussi, J. Kennedy, B. Casper, D.J. Allstot and R. Mooney, "A 27Gb/s forwarded clock I/O receiver using injection-locked LC-DCO in 45nm CMOS," *IEEE ISSCC*, Feb. 2008, pp. 452-453, 627.
171. J. Walling, H. Lakdawala, Y. Palaskas, A. Ravi, O. Degani, K. Soumyanath and D.J. Allstot, "A 28.6dBm, 65nm class-E PA with envelope restoration by pulse-width and pulse-position modulation," *IEEE ISSCC*, Feb. 2008, pp. 566-567, 636.
172. S. Gupta, Y. Tang, D.J. Allstot and J. Paramesh, "Hybrid modeling techniques for low OSR cascade continuous-time $\Sigma\Delta$ modulators," *IEEE ISCAS*, May 2008, pp. 2414-2417.
173. C.T. Charles and D.J. Allstot, "A buffered charge pump with zero charge sharing," *IEEE ISCAS*, May 2008, pp. 2633-2636.
174. N.M. Neihart, D.J. Allstot, M. Miller and P.L. Rakers, "Twisted inductors for low coupling mixed-signal and RF applications," *IEEE CICC*, Sept. 2008, pp. 575-578.
175. K.-W. Cheng, K. Natarajan and D. Allstot, "A 7.2 mW quadrature GPS receiver in 0.13 μ m CMOS," *IEEE ISSCC*, Feb. 2009, pp. 422-423.
176. K.-W. Cheng, K. Natarajan and D. Allstot, "A 7.2 mW quadrature GPS receiver in 0.13 μ m CMOS," *Visuals Supplement IEEE ISSCC*, Feb. 2009, pp. 24.8.1-24.8.15.

177. N.M. Neihart, D.J. Allstot, M. Miller and P.L. Rakers, "Twisted transformers for low coupling mixed-signal and RF applications," *IEEE ISCAS*, May 2009, pp. 429-432.
178. K.-W. Cheng and D.J. Allstot, "A gate-modulated CMOS LC quadrature VCO," *IEEE RFIC*, June 2009, pp. 267-270.
179. N.M. Neihart, K.-W. Cheng, J.S. Walling, S. Yoo and D.J. Allstot, "A 4-antenna transmitter in 0.18 μ m CMOS using space-time block codes," *IEEE RFIC*, June 2009, pp. 361-364.
180. J.S. Walling, S.S. Taylor, Y. Palaskas and D.J. Allstot, "Multiple supply (class-G) linear modulator and PA for non-CE modulation," *IEEE RFIC*, June 2009, pp. 587-590.
181. S. Gupta, D. Gangopadhyay and D.J. Allstot, "A mode-I/III UWB LNA with programmable gain and > 20 dB WLAN blocker rejection in 0.13 μ m CMOS," *IEEE ISCAS*, May 2010, pp. 1093-1096.
182. H.-C. Hsu, K. Dasgupta, N.M. Neihart, S. Shekhar, J.S. Walling and D.J. Allstot, "U-shaped slow-wave transmission lines in 0.18 μ m CMOS," *IEEE ISCAS*, May 2010, pp. 1296-1299.
183. D. Gangopadhyay, S. Shekhar, J.S. Walling and D.J. Allstot, "A 1.6 mW 5.4 GHz transformer-feedback g_m -boosted current-reuse LNA in 0.18 μ m CMOS," *IEEE ISCAS*, May 2010, pp. 1635-1638.
184. D.J. Allstot, "RF power amplification: Can CMOS deliver?" *IEEE RFIC*, May 2010. (Invited Plenary)
185. D.J. Allstot and J.S. Walling, "Supply regulators for class-E power amplifiers," *IEEE RFIC*, May 2010. (Invited)
186. E.G. Allstot, A.Y. Chen, A.M.R. Dixon, D. Gangopadhyay and D.J. Allstot, "Compressive sampling of ECG bio-signals: Quantization noise and sparsity considerations," *IEEE BioCAS Conf.*, Nov. 2010, pp. 41-44.
187. S. Yoo, J. Walling, E.-C. Woo and D. Allstot, "A switched-capacitor PA for EER/polar transmitters," *IEEE ISSCC*, Feb. 2011, pp. 428-429.
188. A.M.R. Dixon, E.G. Allstot, A.Y. Chen, D. Gangopadhyay and D.J. Allstot, "Compressed-sensing reconstruction: Comparative study with applications to ECG bio-signals," *IEEE ISCAS*, May 2011, pp. 805-808.
189. A. Salman, E.G. Allstot, A.Y. Chen, A.M.R. Dixon, D. Gangopadhyay and D.J. Allstot, "Compressive sampling of EMG bio-signals," *IEEE ISCAS*, May 2011, pp. 2095-2098.
190. D. Gangopadhyay, A.Y. Chen and D.J. Allstot, "Analog Chirp Fourier Transform for high-resolution real-time wideband RF spectrum analysis," *IEEE ISCAS*, May 2011, pp. 2441-2444.
191. S. Gupta, Y. Tang, K.-W. Cheng, J. Paramesh and D.J. Allstot, "Multi-rate poly-phase DSP and LMS calibration schemes for oversampled data conversion systems," *IEEE ICASSP*, May 2011, pp. 1585-1588.
192. S. Gupta, D. Gangopadhyay, H. Lakdawala, J.C. Rudell and D.J. Allstot, "A QPLL-timed direct-RF sampling band-pass $\Sigma\Delta$ ADC with a 1.2 GHz tuning range in 0.13 μ m CMOS," *IEEE RFIC*, June 2011, pp. 25-28.
193. S. Yoo, J.S. Walling, E.-C. Woo and D.J. Allstot, "A power-combined switched-capacitor power amplifier in 90nm CMOS," *IEEE RFIC*, June 2011, pp. 149-152.
194. K. Natarajan, J.S. Walling and D.J. Allstot, "A class-C power amplifier/antenna interface for wireless sensor applications," *IEEE RFIC*, June 2011, pp. 549-552.
195. E.G. Allstot, A.Y. Chen, A.M.R. Dixon, D. Gangopadhyay, H. Mitsuda and D.J. Allstot, "Compressed sensing of ECG bio-signals using one-bit measurement matrices," *IEEE NEWCAS*, June 2011, pp. 213-216.
196. K. Natarajan, S. Yoo, J.S. Walling and D.J. Allstot, "Towards greener wireless transmission: Efficient power amplifier design," *IEEE Intl. Green Computing Conf.*, July 2011, pp. 1-4. (Invited)
197. K. Natarajan, J.S. Walling and D.J. Allstot, "An ultra-low-power highly efficient power amplifier for wireless sensor applications," *SRC TECHCON*, Sept. 2011, p. 30.
198. A.M.R. Dixon, E.G. Allstot, D. Gangopadhyay and D.J. Allstot, "Compressed sensing reconstruction: Comparative study with applications to ECG bio-signals," *SRC TECHCON*, Sept. 2011, p. 35.

199. D. Gangopadhyay, E.G. Allstot, A.M.R. Dixon and D.J. Allstot, "System considerations for the compressive sensing of EEG/ECOG bio-signals," *IEEE BioCAS Conf.*, Nov. 2011, pp. 129-132.
200. K. Natarajan, S. Yoo, D.J. Allstot and J.S. Walling, "Transmitters for body sensor networks: A comparative study," *IEEE BioCAS Conf.*, Nov. 2011, pp. 185-188.
201. C.J. Mandic, D. Gangopadhyay and D.J. Allstot, "A 1.1 μ W 2.1 μ V_{rms} input noise chopper-stabilized amplifier for bio-medical applications," *IEEE ISCAS*, May 2012, pp. 2881-2884.
202. S. Yoo, B. Jann, O. Degani, J.C. Rudell, J.S. Walling and D.J. Allstot, "A class-G dual-supply switched-capacitor power amplifier in 65nm CMOS," *IEEE RFIC*, June 2012, pp. 233-236.
203. J.S. Walling and D.J. Allstot, "Design considerations for supply-modulated EER power amplifiers," *IEEE Wireless and Microwave Technology Conf.*, April 2013, pp. 1-4. (Invited)
204. K. Natarajan, D. Gangopadhyay and D.J. Allstot, "A PLL-based BFSK transmitter with reconfigurable and PVT-tolerant class-C PA for the Med-Radio and ISM (433MHz) standards," *IEEE RFIC*, June 2013, pp. 67-70.
205. J.S. Walling, S. Yoo and D.J. Allstot, "Switched-capacitor PAs: Toward efficient, linear amplification," *IEEE Power Amplifier Symp.*, Sept. 2013. (Invited)
206. D.J. Allstot, "CMOS switched-capacitor Circuits: Recent applications in bio-medical and RF systems," *EURASIP/IEEE Intl. Workshop on Recent Trends in Signal Processing*, July 2015. (Invited Plenary)
207. D.J. Allstot, "RF and biomedical CMOS switched-capacitor circuits," *IEEE Intl. Symp. on Signals, Circuits, and Systems*, July 2015. (Invited Plenary)
208. S. Kundu, S. Gupta, D.J. Allstot, and J. Paramesh, "Frequency-channelized mismatch-shaped quadrature data converters for carrier aggregation in MU-MIMO LTE," *IEEE ISCAS*, May 2017, p. 1194.
209. D.J. Allstot, J.S. Walling, and S. Yoo, "CMOS switched-capacitor digital RF transmitters," *CMOS Emerging Technology Research Conf.*, May 2018. (Invited)
210. B.O.L Yong, A.V. Kayyil, D.J. Allstot, and H.C. Yang, "Class-AB OTAs for ultra-low-power biomedical and IoT applications," *Semiconductor Research Corp. TechCon*, Sept. 2018.
211. A.J. Kayyil, P.K. Ramakrishna, B.O.L. Yong, D.J. Allstot, and H.C. Yang, "A two-stage CMOS OTA with load-pole cancellation," *IEEE ISCAS*, May 2019, pp. 1-5.
212. Y.-W. Kuo, P.K. Ramakrishna, A.V. Kayyil and D.J. Allstot, "Low-voltage tracking RC frequency compensation in two-stage operational amplifiers," *IEEE MWSCAS*, Aug. 2019, pp. 782-785.
213. S-W. Yoo, S-C. Hung, J.S. Walling, D.J. Allstot and S. Yoo, "A 0.26mm² DPD-less quadrature digital transmitter with < -40 dB EVM over a > 30 dB P_{out} range in 65nm CMOS," *IEEE ISSCC*, Feb. 2020, pp. 184-185.
214. P. Seddighrad, Y. Palaskas, H. Xu, P. Madoglio, K. Chandarshekar, and D.J. Allstot, "Transformer-combining digital PA with efficiency peaking at 0, -6, and -12 dB backoff in 32nm CMOS," *IEEE ISCAS*, May 2020. (accepted—to appear)
215. C. Aueamnuay, A.V. Kayyil, N.B. Thota, P.V. Venkatachala, and D.J. Allstot, "g_m/I_D-based frequency compensation of CMOS two-stage operational amplifiers," *IEEE ISCAS*, May 2020. (accepted—to appear)
216. C. Aueamnuay, A.V. Kayyil, J. Liu, N.B. Thota, and D.J. Allstot, "g_m/I_D design considerations for subthreshold-based CMOS two-stage operational amplifiers," *IEEE ISCAS*, May 2020. (accepted—to appear)
217. N.B. Thota and D.J. Allstot, "Improving the accuracy of diabetic retinopathy severity classification with transfer learning," *IEEE MWSCAS*, 2020. (submitted)
218. N.B. Thota and D.J. Allstot, "Performance comparison of back propagation and particle swarm optimization algorithms for training artificial neural networks," *IEEE MWSCAS*, 2020. (submitted)
219. J. Liu and D.J. Allstot, "Windowed integration sampling in bio-signal front-end design," *IEEE MWSCAS*, 2020. (submitted)

Patents

1. D.J. Allstot and S. Kiaei, "MOS Folded Source-Coupled Logic," U.S. Patent #5,149,992, 9/22/1992.
2. D.J. Allstot, G. Liang and H.C. Yang, "Current-Steering CMOS Logic Family," U.S. Patent #5,162,674, 11/10/1992.
3. D.R. Beck and D.J. Allstot, "Method and Apparatus for Double-Sampling a Signal," U.S. Patent #6,563,348, 5/13/2003.
4. K. Choi and D.J. Allstot, "Self-Bias and Digitally Tunable Conduction Angle Circuits for a Differential RF Non-Linear Power Amplifier Employing Low-Voltage Transistors," U.S. Patent #7,221,217, 5/22/2007.
5. X. Li and D.J. Allstot, "Receiver with Colpitts Differential Oscillator, Colpitts Quadrature Oscillator and Common-gate Low Noise Amplifier," U.S. Patent #7,414,481, 8/19/2008.
6. X. Li and D.J. Allstot, "Receiver with Colpitts Differential Oscillator, Colpitts Quadrature Oscillator and Common-gate Low Noise Amplifier," U.S. Patent #7,755,442, 7/13/2010.
7. J.C. Rudell, P. Seddighrad and D.J. Allstot, "Harmonic-Rejection Power Amplifier," U.S. Patent #8,432,218 B1, 4/30/2013.
8. S. Yoo, D.J. Allstot and J.S. Walling, "All-Digital Switched-Capacitor Radio Frequency Power Amplification," U.S. Patent #8,547,177, 10/1/2013.
9. D. Gangopadhyay and D.J. Allstot, "Methods and Systems for Compressed Sensing Analog-to-Digital Conversion," US Patent #8,872,688, 10/28/2014.

Ph.D. Degrees

1. Howard C. Yang, *Design Considerations for Fast-Settling Operational Amplifiers*, OSU, Sept. 1989
 - First Position: Senior Design Engineer, National Semiconductor Corp., Santa Clara, CA
 - Now: Chairman and CEO, Montage Technology, Ltd., Shanghai, Adjunct Prof., Hong Kong University of Science and Technology and Adjunct Prof., School of Microelectronics, Shanghai Jiao Tong University
2. Terri S. Fiez, *Analysis and Design of CMOS Switched-Current Filters*, OSU, June 1990
 - First Position: Assistant Prof. of EECS, Washington State University
 - Now: Vice Chancellor for Research and Innovation, University of Colorado
3. Philip Canfield, *Design and Optimization of Gallium Arsenide MESFETS*, OSU, June 1990
 - First Position: Semiconductor Device Engineer, Hewlett-Packard Co.
 - Now: Senior Director of Quality and Reliability, Inphi Corp. (Retired 6/1/2017)
4. Guojin Liang, *Current-Mode Analog and Digital Circuit Design*, OSU, Dec. 1990
 - First Position: Staff Engineer, EXAR Corp.
 - Now: Analog/Mixed-Signal Technology Consultant
5. Sang-Soo Lee, *Simulation of Electro-Thermal Interactions in Integrated Circuits*, CMU, Aug. 1993
 - First Position: Senior Design Engineer, Micro Linear Corp.
 - Now: CEO, Anaflash, Inc., and Adjunct Prof., Dept. of EE, San Jose State Univ.
6. Rajesh H. Zele, *Low-Voltage CMOS Continuous-Time Filters*, CMU, April 1994
 - First Position: Staff Engineer, Motorola, Inc.
 - Now: Professor, Dept. of EE, Indian Institute of Technology, Bombay, India, and Professor-in-Charge and Director of the IIT Bombay Research Park
7. Michael P. Flynn, *High-Speed CMOS Folding and Interpolating Analog-to-Digital Converters*, CMU, April 1995
 - First Position: Member of Technical Staff, Texas Instruments, Inc.
 - Now: Prof., University of Michigan
8. Bertan Bakkaloglu, *Computer Arithmetic Circuits for Fast Eigen-analysis using Matrix Sector Functions*, OSU, June 1995. (Co-advised with Prof. Cetin Koc)
 - First Position: Member of Technical Staff, Texas Instruments, Inc.

- Now: On Semiconductor Professor, Arizona State University
9. Nishath K. Verghese, *Extraction and Simulation Techniques for Substrate-Coupled Noise in Mixed-Signal IC*, CMU, Aug. 1995
 - First Position: Member of Consulting Staff, Cadence Design Systems, Inc.
 - Now: Senior Director of Research and Development, Synopsys, Inc.
 10. Ravi Gupta, *Design and Computer-Aided Optimization of RF CMOS Power Amplifiers*, OSU, July 1998
 - First Position: Member of Technical Staff, Maxim Integrated Products, Inc.
 - Now: Senior Director of Engineering, Cypress Semiconductor Corp.
 11. Jianjun J. Zhou, *CMOS Low Noise Amplifier Design Utilizing Monolithic Transformers*, OSU, Aug. 1998
 - First Position: Senior Engineer, RF and Analog IC Design Group, Qualcomm, Inc.
 - Now: Professor, School of Microelectronics, Shanghai Jiao Tong University
 12. Hiok-Tiaq Ng, *High-Frequency Continuous-Time Filters Employing Multi-Stage Operational Amplifiers*, ASU, Nov. 1999
 - First Position: Design Engineer, Texas Instruments, Inc.
 - Now: Vice-President of Analog Engineering, Aquantia Corp.
 13. Hee-Tae Ahn, *Design and Optimization of a Fully-Differential Fully-Integrated Metal-Oxide-Semiconductor Distributed Amplifier*, ASU, July 2000
 - First Position: Principal Engineer, National Semiconductor Corp.
 - Now: Senior Member of Technical Staff, Altera Corp.
 14. Douglas R. Beck, *An 8-b, 1.8 V, 20 MS/s Analog to Digital Converter*, UW, Sept. 2002
 - First Position: Lead Network Engineer, Sony Computer Entertainment
 - Now: Chief Software Scientist, NaturalPoint, Inc.
 15. Kiyong Choi, *Parasitic-aware Design and Optimization of CMOS RF Power Amplifier*, UW, July 2003
 - First Position: Senior Design Engineer, Marvell Semiconductor, Inc.
 - Now: Director, SK Hynix Memory Solutions
 16. Jinho Park, *Fully-integrated CMOS Ultra-wideband Amplifier Design using Parasitic-aware Optimization Technique*, UW, 2003
 - First Position: Senior Design Engineer, Marvell Semiconductor, Inc.
 - Now: CEO, Terrasquare, Inc. (acquired by GigOptix, Inc.) and Adjunct Prof. of EE, Daegu Gyeongbuk Inst. of Science and Technology
 17. Sher Jiun Fang, *CMOS Frequency Conversion Techniques for WCDMA*, UW, Aug. 2003
 - First Position: RFIC Design Engineer, Texas Instruments, Inc.
 - Now: Principal Engineer, Qualcomm, Inc.
 18. See Taur Lee, *Quad-band GMSK Transmitter*, UW, Aug. 2003
 - First Position: RFIC Design Engineer, Texas Instruments, Inc.
 - Now: Director of Design, Qualcomm, Inc.
 19. Waisiu Law, *Digital Calibration of Non-Ideal Pipelined Analog-to-Digital Converters*, UW, Nov. 2003. (Co-advised with Prof. Ward Helms)
 - First Position: President, Scrupulous Design, Inc.
 - Now: General Manager, Hangzhou SDIC Microelectronics Co.
 20. Taeik Kim, *A CMOS Tunable Transmission Line Phase Shifter and Voltage-Controlled Oscillator for Wireless Communications*, UW, March 2004
 - First Position: Senior Analog/RF IC Designer, Freescale Semiconductor
 - Now: Principal Engineer and Project Leader, Samsung Electronics
 21. Xiaoyong Li, *Low Noise Design Techniques for Radio Frequency IC*, UW, July 2004
 - First Position: Senior Engineer, Qualcomm, Inc.

- Now: Assoc. Prof., School of Microelectronics, Shanghai Jiao Tong University
22. Hossein Zarei, *Smart Antenna Phase Shift Network Architectures and Circuits*, UW, Aug. 2004
 - First Position: Senior Analog Design Engineer, Freescale Semiconductor
 - Now: Principal Analog/ RFIC Circuit Designer, SaberTek, Inc.
 23. Adam Chu, *Phase-Shifting Techniques for Wireless Beamforming Transmitter Applications*, UW, Dec. 2005
 - First Position: Senior RF Design Engineer, Intel Corp.
 - Now: Senior Member of Technical Staff, Integrated Device Technology, Inc., and Adjunct Assistant Prof. of ECE, UC Santa Cruz
 24. Dicle Ozis, *Image-Reject Receiver Architecture for Radio Frequency IC*, UW, May 2006
 - First Position: Senior Staff Engineer, Telegent Systems, Inc.
 - Now: Principal Analog and RF IC Design Engineer, Analog Devices, Inc.
 25. Sankaran Aniruddhan, *A Fast-Locking Frequency Synthesizer for GSM Base-stations in 180nm CMOS*, UW, June 2006
 - First Position: Senior Engineer, RF-Analog Division, Qualcomm, Inc.
 - Now: Associate Prof. of EE, Indian Institute of Technology, Madras
 26. Gaurab Banerjee, *Desensitized CMOS Low Noise Amplifiers*, UW, Aug. 2006
 - First Position: Staff Scientist, Intel Corp.
 - Now: Associate Prof., Indian Institute of Science
 27. Jeyanandh K. Paramesh, *CMOS Multi-Antenna Receivers: Architectures and Circuits*, UW, Aug. 2006
 - First Position: Post-Doctoral Research Associate in EE, UW
 - Now: Adjunct Professor, Carnegie Mellon University, Research Prof., Southern Methodist University, and Founder and CEO, Spatial Radio Technologies, Inc.
 28. Cameron Charles, *A Calibrated Phase and Amplitude Control System for Phased-Array Transmitters*, UW, Nov. 2006
 - First Position: Assistant Prof. of ECE, University of Utah
 - Now: Senior Hardware Engineer, Amazon, Inc., and Adjunct Assistant Prof. of EE, University of Washington
 29. Yi Tang, *Digitally-Assisted Sigma-Delta ADCs for Scaled CMOS Technology*, UW, Nov. 2007
 - First Position: Senior Engineer, Qualcomm Research Center, Qualcomm, Inc.
 - Now: Senior Staff Engineer, Qualcomm Research Center, Qualcomm, Inc.
 30. Nathan Neihart, *Circuits for Reduced Coupling in Multiple Antenna Transceivers*, UW, Aug. 2008
 - First Position: Assistant Professor of ECE, Iowa State University
 - Now: Assoc. Professor of ECE, Iowa State University
 31. Charles T. Peach, *An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 μ m CMOS*, UW, Aug. 2008
 - First Position: Sr. Analog Circuit Designer, Impinj, Inc.
 - Now: Sr. Director of IC Design, Lumotive LLC, Bellevue, WA
 32. Jeffrey S. Walling, *Efficiency Enhancement and Linearization of CMOS Power Amplifiers and Transmitters*, UW, Dec. 2008
 - First Position: Assistant Prof. of ECE, Rutgers University
 - Now: Principal Engineer, Qualcomm, Inc.
 33. Sudip Shekhar, *Wideband Frequency Synthesizers*, UW, Dec. 2008
 - First Position: Research Scientist, Intel Laboratories, Intel Corp.
 - Now: Associate Prof. of ECE, University of British Columbia
 34. Kuang-Wei Cheng, *Low Power CMOS Receiver For GPS Applications*, UW, May 2009
 - First Position: Senior Research Engineer, Singapore Institute of Microelectronics
 - Now: Associate Prof. of EE, Taiwan National Cheng Kung University

35. Subhanshu Gupta, *A CMOS Direct-RF Sampling Band-Pass $\Sigma\Delta$ Receiver with Integrated QPLL for Software-Defined Radio Applications*, UW, Dec. 2010
 - First Position: Staff Design Engineer, MaxLinear, Inc.
 - Now: Assistant Prof. of EECS, Washington State University
36. Sangmin Yoo, *A Switched-capacitor Power Amplification Technique*, UW, May 2011
 - First Position: Staff Engineer, Qualcomm, Inc.
 - Now: Assistant Prof., Michigan State University
37. Daibashish Gangopadhyay, *Compressed Sensing Analog-to-Digital Converters for Biomedical Applications*, UW, Nov. 2011
 - First Position: Senior Design Engineer, Marvell Semiconductor, Inc.
 - Now: Senior Analog and Mixed Signal Architect, Apple Inc.
38. Parmoon Seddighrad, *Digitally-scalable Transformer-combining Power Amplifier Techniques*, UW, Dec. 2011
 - First Position: Research Scientist, Intel Corp.
 - Now: Senior Platform Architect, Intel Corp.
39. Karthik Natarajan, *A Robust Power-Scalable Transmitter Architecture for Wireless Body Area Networks*, UW, Sept. 2012
 - First Position: Senior RF/Analog Design Engineer, Intel Corp.
 - Now: Same
40. Anna Dixon, *Understanding the Practical Limitations of Applying Analog Compressed Sensing Systems to ECG Acquisition*, UW, Nov. 2012
 - First Position: Staff Scientist, Gryphon Scientific
 - Now: Research Scientist, Sensors and Electron Device Directorate, Army Research Laboratories, Adelphi, MD

Post-Doctoral Associates

1. Dr. Jianjun Guo, UW, Jan. 2003 - Aug. 2003
 - First Position: Research Engineer, General Electric Global Research
 - Now: Vice President of Engineering, FMI Medical Systems, Solon, OH
2. Dr. Jeyanandh Paramesh, UW, Aug. 2006 – Dec. 2006
 - First Position: Assistant Prof. of ECE, Carnegie Mellon University
 - Now: Adjunct Professor, Carnegie Mellon University, Research Prof., Southern Methodist University, and Founder and CEO, Spatial Radio Technologies, Inc.
3. Dr. Jeffrey S. Walling, UW, Jan. 2009 - Feb. 2011
 - First Position: Assistant Prof. of ECE, Rutgers University
 - Now: Associate Prof. of ECE, Univ. of Utah
4. Dr. Sangmin Yoo, UW, June 2011 - Sept. 2011
 - First Position: Staff Engineer, Qualcomm, Inc.
 - Now: Assistant Prof., Michigan State University

M.S.E.E. Degrees

1. Xi (Robert) Jin, *Determination of Impurity Levels in MBE Samples using Photoluminescence Techniques*, OSU, June 1987. (Co-advised with Prof. John Arthur)
 - First Position: Design Engineer, Integrated Device Technologies, Inc.
 - Now: Senior Principal Engineer, Montage Semiconductor, Inc.
2. Pee Kong Or, *Modeling of Subthreshold Current in GaAs MESFET and the Design of Voltage Reference Circuit*, OSU, Dec. 1987
 - First Position: Design Engineer, Sharp Microelectronics, Inc.
 - Now: Senior Staff Component Design Engineer, Intel Corp.

3. John J. Yang, *A High-Swing CMOS Operational Amplifier Topology*, OSU, Feb. 1988
 - First Position: Senior Design Engineer, National Semiconductor Corp.
 - Now: Senior Staff Design Engineer, Marvell Semiconductor, Inc.
4. Tianchen (Albert) Liu, *CMOS Analog Design using a Digital Gate Array*, OSU, April 1988
 - First Position: Product/Test Engineer, Sharp Microelectronics Technology, Inc.
 - Now: Vice-President of Business Development, Montage Technology, Ltd.
5. Chong Yu, *A High-Swing Class-AB CMOS Operational Amplifier*, OSU, April 1988
 - First Position: Senior Design Engineer, Micro Linear Corp.
 - Now: Senior Member of Tech. Staff, Maxim Integrated Products, Inc.
6. Shin (Michael) D. Jen, *Operational Amplifier Compensation Using Doublet Decompression for Switched-capacitor Circuits*, OSU, April 1988
 - First Position: Senior Engineer, Intel Corp.
 - Now: Device, Integration, Quality and Reliability Manager, Intel Corp.
7. Steven C.F. Lam, *Analytical Model of GaAs MESFET Output Conductance with Frequency- and Temperature-Dependent Parameters*, OSU, April 1988
 - First Position: Senior Design Engineer, Micro Linear Corp.
 - Now: Design Engineering Manager, Marvell Semiconductor, Inc.
8. Shu-Ing Ju, *Design of a GaAs Monolithically Integrated Optical Receiver Amplifier*, OSU, May 1988
 - First Position: Senior Design Engineer, National Semiconductor Corp.
 - Now: Principal Engineer, Texas Instruments, Inc.
9. Seung-Han Ahn, *A Chopper-Stabilized CMOS Operational Amplifier*, OSU, May 1988.
10. Ravindra U. Shenoy, *A CAD Noise Model for Chopper-Stabilized Switched-capacitor Filters*, OSU, June 1988
 - First Position: Senior Design Engineer, National Semiconductor Corp.
 - Retired
11. William Jiang, *CMOS Differential Line Driver Circuit Technique*, OSU, April 1989
 - First Position: Design Engineer, Advanced Micro Devices, Inc.
 - Now: Design Manager, Intel Corp.
12. Daniel K. Shum, *Model and Design of a CMOS Phase-Locked Loop*, OSU, June 1989
13. James E. Hansen, *A Time-Multiplexed Switched-capacitor Circuit for Neural Network Applications*, OSU, June 1989
 - First Position: Senior Design Engineer, Magnavox Electronics Systems Co.
 - Now: Senior Design Engineer, Broadcom Limited, Ft. Collins, CO
14. Bor (Vincent) Lee, *An MOS Switched-Current Biquadratic Filter*, OSU, Oct. 1989
 - First Position: Design Engineer, National Semiconductor Corp.
 - Now: Staff Engineer, Ikanos, Inc.
15. William G. Gazeley, *A Study of the Temperature Dependence of DC Current-Voltage Characteristics of AlGaAs/GaAs Heterojunction Bipolar Transistors with Application to Bandgap Voltage Reference Sources*, OSU, Oct. 1989
 - First Position: Analog/Mixed-Signal Design Engineer, NCR, Inc.
 - Now: Pixel Optics Development Engineer, Aptina Imaging, Inc.
16. Ringo Lee, *Distortion Analysis of CMOS Switched-Current Filters*, OSU, Oct. 1989
17. Mahmoud Abu-Dayeh, *Folded Cascode Operational Amplifier Analysis*, OSU, DEC. 1989
 - First Position: Staff Design Engineer, National Semiconductor Corp.
 - Now: Vice President of Engineering, NVIDIA Corp.
18. Ayse G. Yesilyurt, *A Digitally-Programmable Switched-Current Filter*, OSU, March 1990
 - First Position: Senior Design Engineer, Micro Linear Corp.
 - Now: Staff Design Engineer, Qualcomm, Inc.

19. Paul Lao, *Current Feedthrough Cancellation Techniques for CMOS Switched-Current Filters*, OSU, Aug. 1990.
20. Rajesh Zele, *Fully Differential Current-Mode CMOS Circuits and Applications*, OSU, Aug. 1990.
 - First Position: Staff Engineer, Motorola, Inc.
 - Now: Professor, Dept. of EE, Indian Institute of Technology, Bombay, India, and Professor-in-Charge and Director of the IIT Bombay Research Park
21. Cindy L. Botelho, *A Universal CMOS Current-Mode Operational Amplifier*, OSU, Dec. 1990
22. Vivek Subramanian, *Switched-Current Logic for Digital Circuit Design*, OSU, Feb. 1991
 - First Position: Design Engineer, National Semiconductor Corp.
 - Now: Senior Director, Western Digital Corp.
23. David Y.W. Young, *A Switched-Current Feedthrough Cancellation Technique*, OSU, Feb. 1991
 - First Position: Senior Design Engineer, Advanced Micro Devices, Inc.
 - Now: Venture Partner, BlueRun Ventures, Menlo Park, CA
24. Jung Sheng Hwei, *High-accuracy Switched-Current Filter Design*, OSU, May 1991
 - First Position: Design Engineer, National Semiconductor Corp.
 - Now: Principal Architect, Micron Technology, Inc.
25. Nishath K. Verghese, *Simulation of Substrate-Coupling Effects in ICs*, CMU, May 1993
 - First Position: Member of Consulting Staff, Cadence Design Systems, Inc.
 - Now: Senior Director of Research and Development, Synopsys, Inc.
26. Hiok-Tiaq Ng, *Low-Power Digital Circuit Techniques*, CMU, May 1994
 - First Position: Design Engineer, Texas Instruments, Inc.
 - Now: Vice President of Analog Engineering, Aquantia Corp.
27. Rohit Mittal, *Design and Implementation of Low-Power High-Speed Backward Equalizer Circuits for Magnetic Read-Channel Applications*, CMU, May 1995
 - First Position: Senior Staff Engineer, Micro Linear Corp.
 - Now: Director of Engineering, Intel Corp.
28. John Musa, *Creating and Benchmarking an Analog Tool Flow in the Cadence Environment*, CMU, May 1996. (Co-advisor)
 - First Position: Analog Design Engineer, Wireless Business Unit, Texas Instruments, Inc.
 - Now: Chief Executive Officer, Vortxx Semiconductor
29. Wenjun Su, *Design Of High-Speed Low-Power Analog CMOS Decision Feedback Equalizers*, OSU, July 1996
 - First Position: Design Engineer, Rockwell Semiconductor Systems, Inc.
 - Now: Senior Staff Engineer, Qualcomm, Inc.
30. Anping Liu, *A Trimmed Bandgap Reference Voltage Circuit Design*, OSU, Dec. 1996
 - First Position: Design Engineer, Silicon Systems, Inc.
 - Now: Senior Staff Engineer, Qualcomm, Inc.
31. Ning Li, *A Photodetecting Device That Rejects Ambient Light*, OSU, Feb. 1997
 - First Position: Analog Design Engineer, Medtronic, Inc.
 - Now: Principal Design Engineer, Qualcomm, Inc.
32. Yihai Xiang, *Design of High-Speed Adaptive Parallel Multi-Level Decision Feedback Equalizer*, OSU, Feb. 1997
 - First Position: Senior Design Engineer, Conexant Systems, Inc.
 - Now: President and CEO, ZettaMemory, Ltd.
33. Priya Parthasarathy (Nadathur), *Optimum Quantization for Adaptive Loops in MDFE*, OSU, Feb. 1997 (Co-advised with Prof. Jack Kenney)
 - First Position: Electrical Engineer, Motorola Mobile Devices Technology Office
 - Now: Embedded Firmware Engineer, Amano McGann, Inc.

34. Hairong Gao, *Design of High-Speed Summing Circuitry and Comparator for Adaptive Parallel Multi-Level Decision Feedback Equalization*, OSU, June 1997
 - First Position: Analog Design Engineer, DataPath Systems, Inc.
 - Now: Senior Analog Design Engineer, Microsoft, Sunnyvale, CA
35. Richard Lewison, *Low-Power Sigma-Delta Conversion Techniques for PWM Applications*, OSU, July 1997
 - First Position: Mixed-Signal ASIC Design Engineer, Hewlett-Packard Co.
 - Now: Co-founder and Mobile Applications Developer, Yogi Light
36. Alexander E. Smith, *High Speed Analog Circuit Design Using the Heterostructure Field Effect Transistor*, OSU, Sept. 1997
 - First Position: Member of Technical Staff, Maxim Integrated Products, Inc.
 - Now: Senior Member of Technical Staff, Maxim Integrated Products, Inc.
37. Ramzin Ziazadeh, *Design of High Performance Operational Amplifiers using an Embedded Compensation Technique*, OSU, Dec. 1997
 - First Position: Design Engineer, National Semiconductor Corp.
 - Now: Design Manager, Texas Instruments, Inc.
38. Brett Forejt, *Power Amplifier Design in Digital CMOS Processes*, OSU, Dec. 1997
 - First Position: Design Engineer, Texas Instruments, Inc.
 - Now: Distinguished Member Technical Staff, Texas Instruments, Inc.
39. Brian M. Ballweber, *Design and Computer Aided Optimization of a Fully Integrated CMOS RF Distributed Amplifier*, OSU, Nov. 1998
 - First Position: Wireless Design Engineer, Motorola, Inc.
 - Now: Sr. Principal Electrical Design Engineer, Cypress Semiconductor Corp.
40. Hiok-Hion Ng, *A Fractional-N Phase-Locked Loop Frequency Synthesizer Model for Noised-Shaped and Randomized Frequency Switching*, ASU, Sept. 1999
 - First Position: Staff Design Engineer, DataPath Systems, Inc.
 - Now: Principal Member of the Technical Staff, AMD, Inc.
41. Kiyong Choi, *Design and Optimization of a Class-E Power Amplifier Using Simulated Annealing Techniques*, ASU, Nov. 1999 (Ph.D. July 2003)
 - First Position: Senior Design Engineer, Marvell Semiconductor, Inc.
 - Now: Senior Design Engineer, Qualcomm, Inc.
42. Prashant Mangalvedkar, *High Linearity Switched-capacitor Filter*, ASU, May 2000
 - First Position: Mixed-Signal Design Engineer, Texas Instruments, Inc.
 - Now: Lead Designer, Intersil Corp.
43. Wern M. Koe, *Correlated Double Sampling Technique to Reduce Non-Linearity in Operational Amplifier for Switched-Capacitor Applications*, ASU, July 2000
 - First Position: Member of Technical Staff, Texas Instruments, Inc.
 - Now: Senior RFIC Design Engineer, Global Foundries, Inc.
44. Robert B. Roze, *Class AB-D-G Line Driver for Central Office Asymmetric Digital Subscriber Line Systems*, UW, Aug. 2001
 - First Position: Mixed-Signal Design Engineer, Texas Instruments, Inc.
 - Now: Senior Design Engineer, Broadcom Limited, Ft. Collins, CO
45. Jaynie Shorb, *A Resonant Pad Design for Narrowband Radio Frequency (RF) CMOS Applications*, UW, Aug. 2002
 - First Position: Analog Design Engineer, Zilog, Inc.
 - Now: Principal Design Engineer, Broadcom Corp.
46. Adam Chu, *A Fully Integrated Quadrature LC Oscillator for Applications in the Unlicensed National Information-infrastructure Frequency Band*, UW, Oct. 2002
 - First Position: Senior RF Design Engineer, Intel Corp.

- Now: Senior Member of Tech. Staff, Integrated Device Technology, Inc.
47. Sankaran Aniruddhan, *Low Phase-Noise CMOS Voltage-Controlled Oscillator Design using Lateral Bipolar Transistors*, UW, June 2003
 - First Position: Senior Engineer, Qualcomm, Inc.
 - Now: Assistant Prof. of EE, Indian Institute of Technology, Madras
 48. Charles T. Peach, *A 200 Msample/s, 68dB SFDR, Double-Sampled, Pipelined Analog-to-Digital Converter in CMOS*, UW, Aug. 2003
 - First Position: Senior Engineer, Impinj, Inc.
 - Now: Same
 49. Srinivas Kodali, *Multi-layered Inductor Structures: Design, Modeling and Applications*, UW, March 2004
 - First Position: Design Engineer, Analog Devices, Inc.
 - Now: Vice President, Fidelity Investments, Boston, MA
 50. Kristen Neagle, *Design of a 10GHz CMOS Transmit/Receive Switch*, UW, July 2004
 - First Position: Ph.D. Candidate, Dept. of Biological Engineering, MIT, Cambridge, MA
 - Now: Assoc. Prof. of Biomedical Engineering, University of Virginia
 51. Sudip Shekhar, *Bandwidth Extension Techniques: Theory and Applications*, UW, March 2005
 - First Position: Research Scientist, Intel Laboratories, Intel Corp.
 - Now: Associate Prof. of ECE, University of British Columbia
 52. Allan Ecker, *Adaptive Online Calibration for MASH Sigma-Delta ADCs Using On-Chip Simulated Annealing*, UW, June 2005
 - First Position: Design Engineer, Tektronix, Inc.
 - Now: Affiliate Assistant Prof. of EE, University of Washington
 53. Dan Nicholson, *Design Considerations for Highly Linear CMOS Low Noise Amplifiers*, UW, July 2005
 - First Position: Design Engineer, Boeing Corp.
 - Now: Senior Hardware Design Engineer, EndLess Computing, Inc.
 53. Jeffrey S. Walling, *Theory and Application of Spiral Transformers for Silicon-based IC*, UW, July 2005
 - First Position: Assistant Prof. of ECE, Rutgers University
 - Now: Associate Prof. of ECE, University of Utah
 54. Naureen Banani, *Evaluation of pH Sensing Techniques for Barrett's Esophagus*, UW, July 2006. (co-advised with Prof. B. Otis)
 - First Position: Product Development Engineer, Intel Corp.
 - Now: Chief of Staff for Custom-Logic ASIC Engineering, Intel Corp.
 55. Subhansu Gupta, *Modeling Techniques for Continuous-Time Sigma-Delta Modulators*, UW, Nov. 2006 (Ph.D. Dec. 2010)
 - First Position: Member of Technical Staff, MaxLinear, Inc.
 - Now: Assistant Prof. of EECS, Washington State University
 56. Arezou Khatibi, *Design of a 200 MHz Continuous-time Bandpass Filter with Frequency and Q Tuning using Adaptive Filtering Technique*, UW, Dec. 2006
 - First Position: Design Engineer, Qualcomm Inc.
 - Now: Senior Staff Engineer, Qualcomm Inc.
 57. Heng-Chia (Gordon) Hsu, *Slow-Wave Coplanar Waveguides for mm-wave CMOS Applications*, UW, May 2008
 - First Position: Analog Design Engineer, Novatek Corp.
 - Now: Senior Analog Design Engineer, Realtek Semiconductor Corp.
 58. Karthik Natrajan, *A Second-order Quadrature Bandpass Sigma Delta Modulator for Low-IF Applications*, UW, Aug. 2008

- First Position: RF/Analog Engineer, Intel Corp.
 - Now: Senior RF/Analog Engineer, Intel Corp.
59. Eum Chan (Wayne) Woo, *Wide Tuning Range CMOS Ring Oscillator Design Considerations for Nanometer Scale Technology*, UW, Aug. 2009
 - First Position: Analog Design Engineer, Telegent Systems
 - Now: Principal RFIC Designer, Energeous Corp.
 60. Yongdong (Andrew) Chen, *Analog Chirp Fourier Transform for High-Resolution Real-Time Wideband RF Spectrum Analysis*, UW, June 2011
 - First Position: RFIC Design Engineer, Broadcom, Inc.
 - Now: Ph.D. Candidate in EE, University of Washington
 60. Christopher J. Mandic, *A Chopper Stabilized Low-Noise Neurological Amplifier*, UW, July 2012
 - First Position: Electrical Design and Analyst Engineer, Boeing Research and Technology
 - Now: Product Development Engineer, Intel Custom Foundry, Intel Corp.
 61. Kevin Park, *Compressed Sensing ICs for Bio-Sensor Applications*, UC Berkeley, May 2014
 - First Position: Design Engineer, Oracle, Inc.
 - Now: Same
 62. Brian Wang, *9.7-ENOB SAR ADC for Compressed Sensing*, UC Berkeley, May 2014
 - First Position: Research and Development Electrical Engineer, Agilent Technologies, Inc.
 - Now: Same
 63. Xinpeng Zhang, *DSP Chip of Compressed Sensing Algorithm for Bio-Sensor Application*, UC Berkeley, May 2014
 - First Position: Design Engineer, Advanced Micro Devices, Inc.
 - Now: Same
 64. Jun Kwang Oh, *A Robust Compressed Sensing IC for Bio-Signals*, UC Berkeley, May 2014
 - First Position: Ph.D. Candidate in Mechanical Engineering, UC Berkeley
 - Same
 65. Zhiyang Song, *Ring-Amplification Technique for Bio-Signal LNA Designs*, UC Berkeley, May 2015
 - First Position: CPU Digital Design Engineer, Intel Corp.
 - Now: Same
 66. Guanpeng Zhi, *Low-Noise Amplifier in Switched-capacitor Ring Amplifier with Thermal Noise Cancellation*, UC Berkeley, May 2015
 - First Position: Digital Design Engineer, Oracle, Inc.
 - Now: Same
 67. Jonghun Kwak, *A Low-Noise Amplifier for Electrocardiogram Signals*, UC Berkeley, April 2015
 - First Position: Software Engineer, TmaxSoft, Inc.
 - Now: Same
 68. Pavan Kumar Ramakrishna, *Energy-efficient OTA Architectures using Load-pole Cancellation*, OSU, Feb. 2019
 - First Position: Associate Engineer, Qualcomm India Private Limited
 - Now: Engineer, Qualcomm Atheros, Inc.
 69. Brendan Onn Lim Yong, *A Fully-integrated Bio-potential Low-noise Amplifier Utilizing Capacitance Multipliers*, OSU, March 2019
 - First Position: Senior Design Engineer, AMD, Inc.
 - Now: Same
 70. Nayaran Bhagirath Thota, *Efficient Deep Learning Methods for Biomedical Applications*, OSU, Dec. 2019
 - First Position: TBD
 - Now: Same

71. Yu-Wen (Julia) Kuo, *Low Voltage Miller Frequency Compensation for CMOS Operational Amplifiers*, OSU, June 2020
 - First Position: Mixed-Signal Design Engineer, Texas Instruments, Inc. (Aug. 2020)
 - Now: Same
72. Chaiyanut Aueamnuay, *Miller Compensation of Two-stage Operational Amplifiers Using gm/Id Design Techniques*, OSU, June 2020
 - First Position: TBD
 - Now: Same